## FEATURES

1.8 V supply operation<br>Military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$<br>Controlled manufacturing baseline<br>Qualification data available on request<br>Low power: 110 mW per channel at 125 MSPS<br>SNR = $\mathbf{7 4 ~ d B ~ ( t o ~ N y q u i s t ) ~}$<br>SFDR = 90 dBc (to Nyquist)<br>DNL = $\pm 0.8$ LSB (typical); INL = $\pm 2.0$ LSB (typical)<br>Serial LVDS (ANSI-644, default) and low power, reduced signal option (similar to IEEE 1596.3)<br>650 MHz full power analog bandwidth<br>2 V p-p input voltage range<br>Serial port control<br>Full chip and individual channel power-down modes<br>Flexible bit orientation<br>Built-in and custom digital test pattern generation<br>Multichip sync and clock divider<br>Programmable output clock and data alignment<br>Programmable output resolution<br>Standby mode

## APPLICATIONS

## Medical ultrasound

High speed imaging
Quadrature radio receivers
Diversity radio receivers
Test equipment

## GENERAL DESCRIPTION

The AD9253-EP is a quad, 14-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip, sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.
The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.
The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported and typically consumes less than 2 mW when all channels are disabled. The ADC contains several features


Figure 1.
designed to maximize flexibility and minimize system cost, such as programmable output clock and data alignment and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).
The AD9253-EP is available in a RoHS-compliant, 48-lead LFCSP and is specified over an extended temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. This product is protected by a U.S. patent. Additional application and technical information can be found in the AD9253 data sheet.

## PRODUCT HIGHLIGHTS

1. Small Footprint. Four ADCs are contained in a small, spacesaving package.
2. Low power of $110 \mathrm{~mW} /$ channel at 125 MSPS with scalable power options.
3. Ease of Use. A DCO operates at frequencies of up to 500 MHz and supports double data rate (DDR) operation.
4. User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements.

## Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description .....  1
Functional Block Diagram ..... 1
Product Highlights ..... 1
Revision History ..... 2
Specifications .....  3
DC Specifications ..... 3
AC Specifications ..... 4
Digital Specifications .....  5
Switching Specifications .....  6
Absolute Maximum Ratings .....  7
Thermal Resistance .....  7
ESD Caution. .....  7
Pin Configuration and Function Descriptions .....  8
Outline Dimensions ..... 10
Ordering Guide ..... 10

## REVISION HISTORY

10/12-PrA: Initial Version

## SPECIFICATIONS

## DC SPECIFICATIONS

$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 2 \mathrm{~V}$ p-p differential input, 1.0 V internal reference, $\mathrm{AIN}=-1.0 \mathrm{dBFS}$, unless otherwise noted.
Table 1.


[^0]
## AD9253-EP

## AC SPECIFICATIONS

AVDD $=1.8 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 2 \mathrm{~V}$ p-p differential input, 1.0 V internal reference, $\mathrm{AIN}=-1.0 \mathrm{dBFS}$, unless otherwise noted.
Table 2.

| Parameter ${ }^{1}$ | Temp | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SIGNAL-TO-NOISE RATIO (SNR) |  |  |  |  |  |
| $\mathrm{fiN}_{\text {I }}=9.7 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 75.3 |  | dBFS |
| $\mathrm{fiN}^{\text {}}=30.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 75.2 |  | dBFS |
| $\mathrm{fiN}_{\text {in }}=70 \mathrm{MHz}$ | Full | 72 | 74.1 |  | dBFS |
| $\mathrm{fin}^{\text {i }}=140 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 72.2 |  | dBFS |
| $\mathrm{fiN}_{\mathrm{N}}=200 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 70.7 |  | dBFS |
| SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD) |  |  |  |  |  |
| $\mathrm{fiN}_{\mathrm{IN}}=9.7 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 75.2 |  | dBFS |
| $\mathrm{fiN}_{\text {( }}=30.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 75.1 |  | dBFS |
| $\mathrm{fiN}_{\text {in }}=70 \mathrm{MHz}$ | Full | 71.7 | 74.0 |  | dBFS |
| $\mathrm{fiN}^{\text {( }}=140 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 71.9 |  | dBFS |
| $\mathrm{fiN}^{\text {}}=200 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 70.4 |  | dBFS |
| EFFECTIVE NUMBER OF BITS (ENOB) |  |  |  |  |  |
| $\mathrm{fin}^{\text {¢ }}=9.7 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 12.2 |  | Bits |
| $\mathrm{fiN}^{\text {}}=30.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 12.2 |  | Bits |
| $\mathrm{fiN}_{\mathrm{IN}}=70 \mathrm{MHz}$ | Full |  | 12.0 |  | Bits |
| $\mathrm{fiN}^{\text {( }}=140 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 11.7 |  | Bits |
| $\mathrm{fiN}^{\text {a }}=200 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 11.4 |  | Bits |
| SPURIOUS-FREE DYNAMIC RANGE (SFDR) |  |  |  |  |  |
| $\mathrm{fiN}^{\text {}}=9.7 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 98 |  | dBc |
| $\mathrm{fiN}_{\text {( }}=30.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 92 |  | dBC |
| $\mathrm{fin}^{\text {l }}=70 \mathrm{MHz}$ | Full | 76 | 90 |  | dBC |
| $\mathrm{fin}^{\text {i }}=140 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 85 |  | dBC |
| $\mathrm{fiN}^{\text {}}=200 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | 83 |  | dBc |
| WORST HARMONIC (SECOND OR THIRD) |  |  |  |  |  |
| $\mathrm{fiN}_{\text {I }}=9.7 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -98 |  | dBc |
| $\mathrm{fiN}_{\text {in }}=30.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -92 |  | dBc |
| $\mathrm{fiN}_{\text {I }}=70 \mathrm{MHz}$ | Full |  | -90 | -76 | dBc |
| $\mathrm{fiN}_{\text {I }}=140 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -85 |  | dBc |
| $\mathrm{fiN}_{\mathrm{I}}=200 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -83 |  | dBC |
| WORST OTHER HARMONIC (EXCLUDING SECOND OR THIRD) |  |  |  |  |  |
| $\mathrm{fiN}_{\mathrm{IN}}=9.7 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -101 |  | dBFS |
| $\mathrm{fiN}^{\text {}}=30.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -100 |  | dBFS |
| $\mathrm{fin}^{\text {a }}=70 \mathrm{MHz}$ | Full |  | -95 | -83 | dBFS |
| $\mathrm{fin}^{\text {i }}=140 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -96 |  | dBFS |
| $\mathrm{fiN}_{\text {I }}=200 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ |  | -92 |  | dBFS |
| TWO-TONE INTERMODULATION DISTORTION (IMD)—AIN1 AND AIN2 $=-7.0 \mathrm{dBFS}$    <br> $\mathrm{f}_{\mathrm{IN} 1}=70.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=72.5 \mathrm{MHz}$ $25^{\circ} \mathrm{C}$ 86 dBc |  |  |  |  |  |
| CROSSTALK ${ }^{2}$ | Full |  | -95 |  | dB |
| CROSSTALK (OVERRANGE CONDITION) ${ }^{3}$ | $25^{\circ} \mathrm{C}$ |  | -89 |  | dB |
| POWER SUPPLY REJECTION RATIO (PSRR) ${ }^{4}$ |  |  |  |  |  |
| AVDD | $25^{\circ} \mathrm{C}$ |  | 48 |  | dB |
| DRVDD | $25^{\circ} \mathrm{C}$ |  | 75 |  | dB |
| ANALOG INPUT BANDWIDTH, FULL POWER | $25^{\circ} \mathrm{C}$ |  | 650 |  | MHz |
| ${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for defind <br> ${ }^{2}$ Crosstalk is measured at 70 MHz with an -1.0 dBFS analog input on one channel and no input <br> ${ }^{3}$ The overrange condition is specified with 3 dB of the full-scale input range. <br> ${ }^{4}$ PSRR is measured by injecting a sinusoidal signal at 10 MHz to the power supply pin and measu amplitudes of the spur voltage over the pin voltage, expressed in decibels. | tails on $h$ annel. <br> ur on the | these t <br> .PSRR | s were c <br> calculat | leted. <br> s the r | of the |

## Preliminary Technical Data

## DIGITAL SPECIFICATIONS

AVDD $=1.8 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 2 \mathrm{~V}$ p-p differential input, 1.0 V internal reference, $\mathrm{AIN}=-1.0 \mathrm{dBFS}$, unless otherwise noted.
Table 3.

| Parameter ${ }^{1}$ | Temp | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS (CLK+, CLK-) |  | CMOS/LVDS/LVPECL |  |  |  |
| Logic Compliance |  |  |  |  |  |
| Differential Input Voltage ${ }^{2}$ | Full | 0.2 |  | 3.6 | V p-p |
| Input Voltage Range | Full | AGND - 0.2 |  | AVDD + 0.2 |  |
| Input Common-Mode Voltage | Full | 0.9 |  |  | V |
| Input Resistance (Differential) | $25^{\circ} \mathrm{C}$ | 15 |  |  | $\mathrm{k} \Omega$ |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | 4 |  |  | pF |
| LOGIC INPUTS (PDWN, SYNC, SCLK) |  |  |  |  |  |
| Logic 1 Voltage | Full | 1.2 |  | AVDD + 0.2 | V |
| Logic 0 Voltage | Full | 0 |  | 0.8 | V |
| Input Resistance | $25^{\circ} \mathrm{C}$ | 30 |  |  | $k \Omega$ |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | 2 |  |  | pF |
| LOGIC INPUT (CSB) |  |  |  |  |  |
| Logic 1 Voltage | Full | 1.2 |  | AVDD + 0.2 | V |
| Logic 0 Voltage | Full | 26 |  |  | V |
| Input Resistance | $25^{\circ} \mathrm{C}$ |  |  |  | $k \Omega$ |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | 2 |  |  | pF |
| LOGIC INPUT (SDIO/OLM) |  |  |  |  |  |
| Logic 1 Voltage | Full | 1.2 |  | AVDD + 0.2 | V |
| Logic 0 Voltage | Full | 0 |  | 0.8 | V |
| Input Resistance | $25^{\circ} \mathrm{C}$ | 26 |  |  | k $\Omega$ |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | 5 |  |  | pF |
| LOGIC OUTPUT (SDIO/OLM) ${ }^{3}$ |  |  |  |  |  |
| Logic 1 Voltage ( $\mathrm{lor}^{\text {a }}=800 \mu \mathrm{~A}$ ) | Full | 1.79 |  |  | V |
| Logic 0 Voltage ( $\mathrm{loL}^{\text {a }} 50 \mu \mathrm{~A}$ ) | Full |  |  | 0.05 | V |
| DIGITAL OUTPUTS (D0 $\pm \mathrm{x}, \mathrm{D} 1 \pm \mathrm{x}$ ), ANSI-644 |  |  |  |  | mV |
| Logic Compliance |  |  | LVDS |  |  |
| Differential Output Voltage (Vod) | Full | 290 | 345 | 400 |  |
| Output Offset Voltage (Vos) | Full | 1.15 | 1.25 | 1.35 |  |
| Output Coding (Default) |  | Twos complement |  |  |  |
| DIGITAL OUTPUTS (D0 $\pm x$, D1 $\pm \mathrm{x}$ ), LOW POWER, REDUCED SIGNAL OPTION ${ }^{\text {a }}$ ( ${ }^{\text {a }}$ |  |  |  |  |  |
| Logic Compliance |  |  | LVDS |  |  |
| Differential Output Voltage (Vod) | Full | 160 | 200 | 230 | mV |
| Output Offset Voltage (Vos) | Full | 1.15 | 1.25 | 1.35 | V |
| Output Coding (Default) |  | Twos complement |  |  |  |

[^1]
## SWITCHING SPECIFICATIONS

$\operatorname{AVDD}=1.8 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 2 \mathrm{~V}$ p-p differential input, 1.0 V internal reference, $\mathrm{AIN}=-1.0 \mathrm{dBFS}$, unless otherwise noted.
Table 4.

| Parameter ${ }^{1,2}$ | Temp | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK ${ }^{3}$ |  |  |  |  |  |
| Input Clock Rate | Full | 10 |  | 1000 | MHz |
| Conversion Rate | Full | 10 |  | 125 | MSPS |
| Clock Pulse Width High ( $\mathrm{t}_{\text {EH }}$ ) | Full |  | 4.00 |  | ns |
| Clock Pulse Width Low (tel) | Full |  | 4.00 |  | ns |
| OUTPUT PARAMETERS ${ }^{3}$ |  |  |  |  |  |
| Propagation Delay (tpd) | Full |  | 2.3 |  | ns |
| Rise Time ( $\mathrm{t}_{\mathrm{R}}$ ) ( $20 \%$ to 80\%) | Full |  | 300 |  | ps |
| Fall Time ( $\mathrm{t}_{\mathrm{F}}$ ) (20\% to 80\%) | Full |  | 300 |  | ps |
| FCO Propagation Delay ( $\mathrm{t}_{\text {coo }}$ ) | Full | 1.5 | 2.3 | 3.1 | ns |
| DCO Propagation Delay (tcPD) ${ }^{4}$ | Full |  | $\mathrm{t}_{\text {FCO }}+\left(\mathrm{t}_{\text {SAMPLE }} / 16\right)$ |  | ns |
| DCO-to-Data Delay (tDATA $)^{4}$ | Full | ( $\left.\mathrm{t}_{\text {SAMPLE }} / 16\right)-300$ | ( $\mathrm{t}_{\text {SAMPLE }} / 16$ ) | $\left(\mathrm{t}_{\text {SAMPLE }} / 16\right)+300$ | ps |
| DCO-to-FCO Delay (trrame) ${ }^{4}$ | Full | (tsample/ 16) - 300 | ( $\mathrm{tsample}^{\text {/ }} 16$ ) | $\left(\mathrm{t}_{\text {sAMPLE }} / 16\right)+300$ | ps |
| Lane Delay (tı0) |  |  | 90 |  | ps |
| Data to Data Skew (tdatamax - $\mathrm{t}_{\text {data-min }}$ ) | Full |  | $\pm 50$ | $\pm 200$ | ps |
| Wake-Up Time (Standby) | $25^{\circ} \mathrm{C}$ |  | 250 |  | ns |
| Wake-Up Time (Power-Down) ${ }^{5}$ | $25^{\circ} \mathrm{C}$ |  | 375 |  | $\mu \mathrm{s}$ |
| Pipeline Latency | Full |  | 16 |  | Clock cycles |
| APERTURE |  |  |  |  |  |
| Aperture Delay ( $\mathrm{t}_{\mathrm{A}}$ ) | $25^{\circ} \mathrm{C}$ |  | 1 |  | ns |
| Aperture Uncertainty (Jitter, $\mathrm{t}_{\mathrm{t}}$ ) | $25^{\circ} \mathrm{C}$ |  | 135 |  | fs rms |
| Out-of-Range Recovery Time | $25^{\circ} \mathrm{C}$ |  | 1 |  | Clock cycles |

[^2]
## Preliminary Technical Data

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| Electrical |  |
| AVDD to AGND | -0.3 V to +2.0 V |
| DRVDD to AGND | -0.3 V to +2.0 V |
| Digital Outputs (D0 $\pm \mathrm{x}, \mathrm{D} 1 \pm \mathrm{x}, \mathrm{DCO}+$, | -0.3 V to +2.0 V |
| DCO-, FCO+, FCO-) to AGND |  |
| CLK,$+ \mathrm{CLK}-$ to AGND | -0.3 V to +2.0 V |
| VIN $+\mathrm{x}, \mathrm{VIN-x}$ to AGND | -0.3 V to +2.0 V |
| SCLK/DTP, SDIO/OLM, CSB to AGND | -0.3 V to +2.0 V |
| SYNC, PDWN to AGND | -0.3 V to +2.0 V |
| RBIAS to AGND | -0.3 V to +2.0 V |
| VREF, SENSE to AGND | -0.3 V to +2.0 V |
| Environmental |  |
| Operating Temperature Range (Ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec) | $300^{\circ} \mathrm{C}$ |
| Storage Temperature Range (Ambient) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

Table 6.

| Package Type | Air Flow Velocity (m/sec) | $\theta_{\mathrm{Ja}}{ }^{1}$ | $\Psi_{\text {Jt }}$ | $\Psi_{\text {Jв }}$ | $\begin{aligned} & \boldsymbol{\theta}_{\mathrm{jc}} \\ & \text { тор } \end{aligned}$ | $\theta_{j c}$ воттом | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 48-Lead LFCSP | 0.0 | 20.3 | 0.10 | 5.9 | 6.1 | 1.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 1.0 | 17.6 | 0.16 | N/A ${ }^{2}$ | N/A ${ }^{2}$ | $\mathrm{N} / \mathrm{A}^{2}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 2.5 | 16.5 | 0.20 | $N / A^{2}$ | $\mathrm{N} / \mathrm{A}^{2}$ | N/A ${ }^{2}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1} \theta_{\mathrm{JA}}$ for a 4-layer printed circuit board (PCB) with solid ground plane (simulated).
Exposed pad soldered to PCB.
${ }^{2} \mathrm{~N} / \mathrm{A}=$ not applicable.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration, Top View

Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 0 | AGND, | Analog Ground, Exposed Pad. The exposed thermal pad on the bottom of the package provides the |
| Exposed Pad |  |  |
| analog ground for the part. This exposed pad must be connected to ground for proper operation. |  |  |
| 1 | VIN+D | ADC D Analog Input True. |
| 2 | VIN-D | ADC D Analog Input Complement. |
| $3,4,7,34,39,45,46$ | AVDD | 1.8 V Analog Supply Pins. |
| 5,6 | CLK-, CLK+ | Differential Encode Clock. PECL, LVDS, or 1.8 V CMOS inputs. |
| 8,29 | DRVDD | Digital Output Driver Supply. |
| 9 | D1-D | Channel D Digital Output 1 Complement. |
| 10 | D1+D | Channel D Digital Output 1 True. |
| 11 | D0-D | Channel D Digital Output 0 Complement. |
| 12 | D0+D | Channel D Digital Output 0 True. |
| 13 | D1-C | Channel C Digital Output 1 Complement. |
| 14 | D1+C | Channel C Digital Output 1 True. |
| 15 | D0-C | Channel C Digital Output 0 Complement. |
| 16 | D0+C | Channel C Digital Output 0 True. |
| 17 | DCO- | Data Clock Output Complement. |
| 18 | DCO+ | Data Clock Output True. |
| 19 | FCO- | Frame Clock Output Complement. |
| 20 | FCO+ | Frame Clock Output True. |
| 21 | D1-B | Channel B Digital Output 1 Complement. |
| 22 | D1+B | Channel B Digital Output 1 True. |
| 23 | D0-B | Channel B Digital Output 0 Complement. |
| 24 | D0+B | Channel B Digital Output 0 True. |
| 25 | D1-A | Channel A Digital Output 1 Complement. |
| 26 | D1+A | Channel A Digital Output 1 True. |
| 27 | D0-A | Channel A Digital Output 0 Complement. |
| 28 | D0+A | Channel A Digital Output 0 True. |

## Preliminary Technical Data

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 30 | SCLK/DTP | SPI Clock Input/Digital Test Pattern. |
| 31 | SDIO/OLM | SPI Data Input and Output Bidirectional SPI Data/Output Lane Mode. |
| 32 | CSB | SPI Chip Select Bar. Active low enable; $30 \mathrm{k} \Omega$ internal pull-up. |
| 33 | PDWN | Digital Input, 30 k $\Omega$ Internal Pull-Down. |
|  |  | PDWN high = power-down device. |
|  |  | PDWN low = run device, normal operation. |
| 35 | VIN-A | ADC A Analog Input Complement. |
| 36 | VIN+A | ADC A Analog Input True. |
| 37 | VIN+B | ADC B Analog Input True. |
| 38 | VIN-B | ADC B Analog Input Complement. |
| 40 | RBIAS | Sets Analog Current Bias. Connect to $10 \mathrm{k} \Omega$ (1\% tolerance) resistor to ground. |
| 41 | SENSE | Reference Mode Selection. |
| 42 | VREF | Voltage Reference Input and Output. |
| 43 | VCM | Analog Input Common-Mode Voltage. |
| 44 | SYNC | Digital Input. SYNC input to clock divider. |
| 47 | VIN-C | ADC C Analog Input Complement. |
| 48 | VIN+C | ADC C Analog Input True. |

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.
Figure 3. 48-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body, Very Very Thin Quad (CP-48-13)
Dimensions shown in millimeters

| ORDERING GUIDE | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| Model $^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-48-13 |
| AD9253-TCPZ-125EP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-48-13 |
| AD9253-TCPZR7-125EP |  |  |  |

[^3]Preliminary Technical Data $\quad$ AD9253-EP

NOTES

## NOTES


[^0]:    ${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
    ${ }^{2}$ Measured with a low input frequency, full-scale sine wave on all four channels.
    ${ }^{3}$ It can be controlled via the SPI.

[^1]:    ${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
    ${ }^{2}$ This is specified for LVDS and LVPECL only.
    ${ }^{3}$ This is specified for 13 SDIO/OLM pins sharing the same connection.

[^2]:    ${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
    ${ }^{2}$ Measured on standard FR-4 material.
    ${ }^{3}$ Can be adjusted via the SPI. The conversion rate is the clock rate after the divider.
    ${ }^{4} \mathrm{t}_{\text {SAMPLE }} / 16$ is based on the number of bits in two LVDS data lanes. $\mathrm{t}_{\text {SAMPLE }}=1 / \mathrm{f}_{\mathrm{s}}$.
    ${ }^{5}$ Wake-up time is defined as the time required to return to normal operation from power-down mode.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

