CY7C187

## $64 \mathrm{~K} \times 1$ Static RAM

## Features

- High speed
- 15 ns
- CMOS for optimum speed/power
- Low active power
- 495 mW
- Low standby power
- $\mathbf{1 1 0} \mathrm{mW}$
- TTL compatible inputs and outputs
- Automatic power-down when deselected
- Available in Pb-free and non Pb-free 22-pin (300-Mil) Molded DIP and 24-pin (300-Mil) Molded SOJ


## Functional Description

The CY7C187 is a high-performance CMOS static RAM organized as 65,536 words $\times 1$ bit. Easy memory expansion is provided by an active LOW Chip Enable (CE) and tri-state drivers. The CY7C187 has an automatic power-down feature, reducing the power consumption by $56 \%$ when deselected.
Writing to the device is accomplished when the Chip Enable ( $\overline{\mathrm{CE}}$ ) and Write Enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin ( $\mathrm{D}_{\mathrm{IN}}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the Chip Enable (CE) LOW, while Write Enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pin will appear on the data output (Dout) pin.
The output pin stays in high-impedance state when Chip Enable (CE) is HIGH or Write Enable (WE) is LOW.
The CY7C187 utilizes a die coat to insure alpha immunity.

## Logic Block Diagram

## Pin Configurations



## Selection Guide

|  | $\mathbf{- 1 5}$ | $\mathbf{- 2 5}$ | $\mathbf{- 3 5}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 25 | 35 |
| Maximum Operating Current (mA) | 90 | 70 | 70 |
| Maximum CMOS Standby Current (mA) | 20 | 20 | 20 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential (Pin 22 to Pin 11) -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{1]}$
-0.5 V to +7.0 V

DC Input Voltage ${ }^{[1]} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.5 V ~ t o ~+7.0 V ~$
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage............................................ >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | -15 |  | -25 and -35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Cc}}$ | $V_{C c}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 90 |  | 70 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE PowerDown Current ${ }^{[3]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ |  | 40 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 | mA |

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms



## Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds
3. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
4. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameter | Description | -15 |  | -25 |  | -35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 25 |  | 35 | ns |
| t LzCE | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{z}^{[6,7]}$ |  | 8 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power Down |  | 15 |  | 20 |  | 20 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 12 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High ${ }^{\text {[7] }}$ |  | 7 |  | 7 |  | 10 | ns |

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $t_{H Z C E}$ is less than $t_{\text {LZCE }}$ for any given device.
7. $\mathrm{t}_{\text {HZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\text { WE }}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.

## Switching Waveforms

Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1( $\overline{\text { WE }}$ Controlled) ${ }^{[11]}$


Note:
11. Address valid prior to or coincident with CE transition LOW.

## Switching Waveforms

Write Cycle No. 2(高 Controlled) ${ }^{[11,13]}$


## Typical DC and AC Characteristics



## Note:

12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Typical DC and AC Characteristics (Continued)



Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A0 | X 3 | 1 |
| A1 | X 4 | 2 |
| A2 | X 5 | 3 |
| A3 | X 6 | 4 |
| A4 | X 7 | 5 |
| A5 | Y 7 | 6 |
| A6 | Y 6 | 7 |
| A7 | Y 2 | 8 |
| A8 | Y 3 | 14 |
| A9 | Y 1 | 15 |
| A10 | $\mathrm{Y0}$ | 16 |
| A11 | Y 4 | 17 |
| A12 | Y5 | 18 |
| A13 | X0 | 19 |
| A14 | X1 | 20 |
| A15 | X2 | 21 |

## Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\text { WE }}$ | Input/Output |  |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Meselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

CY7C187
Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :---: |
| 15 | CY7C187-15PXC | $51-85012$ | $22-$ pin (300-Mil) Molded DIP (Pb-free) | Commercial |
| 25 | CY7C187-25PC | $51-85012$ | $22-$-pin (300-Mil) Molded DIP | Commercial |
|  | CY7C187-25VC | $51-85030$ | $24-$-pin (300-Mil) Molded SOJ |  |
|  | CY7C187-25VXC |  | $24-$ pin (300-Mil) Molded SOJ (Pb-free) |  |
| 35 | CY7C187-35VXC | $51-85030$ | $24-$ pin (300-Mil) Molded SOJ (Pb-free) | Commercial |

## Package Diagrams



CY7C187

## Package Diagrams (Continued)

## 24-pin (300-mil) SOJ (51-85030)



| DIMENSIONS IN INCHES[MM] | MIN. |
| :--- | :--- |
|  | MAX. |

REFERENCE JEDEC MO-088
PACKAGE WEIGHT 0.75 gms

| PART \# |  |
| :--- | :--- |
| V24.3 | STANDARD PKG. |
| VZ24.3 | LEAD FREE PKG. |



51-85030-*B
All products and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY7C187 64K x 1 Static RAM Document Number: 38-05044 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 107146 | 09/10/01 | SZV | Change from Spec number: 38-00038 to 38-05044 |
| *A | 486744 | See ECN | NXR | Removed 20 ns speed bin Changed Low standby power from 220 mW to 110 mW Changed the description of $I_{I X}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table |

