# Low Charge Injection, 8-Channel, High Voltage Analog Switches with Bleed Resistors 

## Features

- HVCMOS ${ }^{\circledR}$ technology for high performance
- Very low quiescent power dissipation ( $-10 \mu \mathrm{~A}$ max.)
- Output on-resistance typically ( $22 \Omega$ typ.)
- Integrated bleed resistors on the outputs
- Low parasitic capacitances
- DC to 50 MHz small signal frequency response
- -60 dB typical output off isolation at 5.0 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- On-chip shift register, latch and clear logic circuitry
- Flexible high voltage supplies


## Applications

- Medical ultrasound imaging
- Piezoelectric transducer drivers


## General Description

The Supertex HV230 is a low charge injection 8-channel, high-voltage, analog switch integrated circuit (IC) with bleed resistors. This device can be used in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers. Input data is shifted into an 8 -bit shift register which can then be retained in an 8 -bit latch. To reduce any possible clock feed-through noise, Latch Enable (LE) should be left high until all bits are clocked in. Using HVCMOS ${ }^{\circledR}$ technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g., $\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}:+50 \mathrm{~V} /-150 \mathrm{~V}$, or $+100 \mathrm{~V} /-100 \mathrm{~V}$.

## Block Diagram



Ordering Information

| Device | Package Options |  |  |
| :---: | :---: | :---: | :---: |
|  | 26-Lead BCC | 26-Lead LLGA | 26-Ball fpBGA |
|  | 6.00x6.00mm body | 6.00x6.00mm body | 6.00x5.35mm body |
|  | 0.80 mm height (max) | 0.60 mm height (max) | 1.20mm height (max) |
|  | 0.65 mm pitch | 0.65 mm pitch | 0.65mm pitch |
| HV230 | HV230B1-G* | HV230G1-G | HV230GA-G |



* This package is not recommended for new designs - Use 26-Lead LLGA (G1) -G indicates the part is RoHS compliant (Green)


## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ logic power supply voltage | -0.5 V to +15 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ supply voltage | 220 V |
| $\mathrm{~V}_{\mathrm{PP}}$ positive high voltage supply | -0.5 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ negative high voltage supply | +0.5 V to -200 V |
| Logic input voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 3.0 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation: |  |
| $26-L e a d ~ B C C$ | 1.0 W |
| $26-$ Ball fpBGA | 1.0 W |
| $26-$ Lead LLGA | 1.0 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Product Marking



Package may or may not inolude the following marks: Si or $\$ 17$
26-Lead BCC (B1)*

* This package is not recommended for new designs - Use 26-Lead LLGA (G1)

| 6 YYWW |
| ---: |
| HV230G1 |
| LLLLLLLL |
| $-\quad$ |

$Y Y=$ Year Sealed
WW = Week Sealed
L = Lot Number
L = "Green" Packaging

Package may or may not include the following marks: Si or 37
26-Lead LLGA (G1)


YY = Year Sealed
WW = Week Sealed
L = Lot Number
= "Green" Packaging

## Pin Configuration



26-Ball fpBGA (GA)
(top view)

Package may or may not include the following marks: Si or 41 26-Ball fpBGA (GA)

## Operating Conditions

| Sym | Parameter | Value |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic power supply voltage ${ }^{1,3}$ | 4.5 V to 13.2 V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high voltage supply ${ }^{1,3}$ | 40 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ | Negative high voltage supply ${ }^{1,3}$ | -40 V to -160 V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High level input voltage | $\mathrm{V}_{\mathrm{DD}}-1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 0 V to 1.5 V |
| $\mathrm{~V}_{\mathrm{SIG}}$ | Analog signal voltage peak-to-peak ${ }^{2}$ | $\mathrm{~V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free air temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Notes:

1. Power up/down sequence is arbtrary except GND must be powered-up first and powered-down last.
2. $V_{S I G}$ must be $V_{N N} \leq V_{S I G} \leq V_{P P}$ or floating during power up/down transition.
3. Rise and fall times of power supplies $V_{D D}, V_{P P}$ and $V_{N N}$ should not be less than 1.0 msec .

DC Electrical Characteristics (Over operating conditions unless otherwise specified)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{R}_{\text {ONS }}$ | Small signal switch on-resistance | - | 30 | - | - | 38 | - | 48 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ |
|  |  | - | 25 | - | - | 27 | - | 32 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 25 | - | - | 27 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |
|  |  | - | 18 | - | - | 24 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 23 | - | - | 25 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |
|  |  | - | 22 | - | - | 25 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta R_{\text {ons }}$ | Small signal switch on-resistance matching | - | 20 | - | - | 20 | - | 20 | \% | $\begin{aligned} & \mathrm{I}_{\mathrm{SIG}}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\text {ONL }}$ | Large signal switch on-resistance | - | - | - | 15 | - | - | - | $\Omega$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1.0 \mathrm{~A}$ |  |
| $\mathrm{R}_{\text {INT }}$ | Output switch shunt resistance | - | - | 20 | - | 50 | - | - | K $\Omega$ | Output switch to $\mathrm{R}_{\mathrm{GND}}$$\mathrm{I}_{\mathrm{RINT}}=0.5 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {sol }}$ | Switch off leakage per switch | - | 5.0 | - | - | 10 | - | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |  |
|  | DC offset switch off | - | 300 | - | - | 300 | - | 300 | mV | No load |  |
|  | DC offset switch on | - | 500 | - | - | 500 | - | 500 | mV | No load |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | - | 50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | - | -50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | - | 50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\text {sw }}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | - | -50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\text {sw }}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {sw }}$ | Switch output peak current | - | 3.0 | - |  | 2.0 | - | 2.0 | A | $\mathrm{V}_{\text {SIG }}$ duty cycle -0.1\% |  |
| $\mathrm{f}_{\text {sw }}$ | Output switching frequency | - | - | - | - | 50 | - | - | kHz | Duty cycle $=50 \%$ |  |
| $\mathrm{I}_{\mathrm{PP}}$ | Supply current | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning on and off at 50 kHz with no load |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{\mathrm{NN}}=-100 \mathrm{~V} \\ & \hline \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |  |

DC Electrical Characteristics (cont)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{I}_{\mathrm{NN}}$ | Supply curent | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning on and off at 50 kHz with no load |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |  |
| $I_{\text {D }}$ | Logic supply average current | - | 4.0 | - | - | 4.0 | - | 4.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | Logic supply quiescent current | - | 10 | - | - | 10 | - | 10 | $\mu \mathrm{A}$ | --- |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 0.45 | - | 0.45 | - | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SINK }}$ | Data out sink current | 0.45 | - | 0.45 | - | - | 0.40 | - | mA | $V_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 10 | - | - | 10 | - | 10 | pF | --- |  |

AC Electrical Characteristics (Over recommended operating conditions, $V_{\text {on }}=5.0 \mathrm{~V}$, unless otherwise specified)

| $\mathrm{t}_{\text {SD }}$ | Set up time before $\overline{\mathrm{LE}}$ rises | 150 | - | 150 | - | - | 150 | - | ns | --- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wLE }}$ | Time width of $\overline{\mathrm{LE}}$ | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\mathrm{DO}}$ | Clock delay time to data out | 55 | 150 | 60 | - | 150 | 70 | 150 | ns | --- |
| $\mathrm{t}_{\text {wCL }}$ | Time width of CL | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Set up time data to clock | 15 | - | 15 | - | - | 20 | - | ns | --- |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 35 | - | 35 | - | - | 35 | - | ns | --- |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 5.0 | - | - | 5.0 | - | 5.0 | MHz | 50\% Duty cycle, $\mathrm{f}_{\text {DATA }}=\mathrm{f}_{\mathrm{CLK}} / 2$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Clock rise and fall times | - | 1.0 | - | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ | --- |
| $\mathrm{t}_{\mathrm{oN}}$ | Turn on time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {OFF }}$ | Turn off time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| dv/dt | Maximun $\mathrm{V}_{\text {SIG }}$ slew rate | - | 20 | - | - | 20 | - | 20 | V/ns | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $V_{P P}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}$ |
| K | Off isolation | -30 | - | -30 | - | - | -30 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1.0 \mathrm{k} \Omega / 15 \mathrm{pF}$ load |
|  |  | -58 | - | -58 | - | - | -58 | - |  | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk | -60 | - | -60 | - | - | -60 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $1{ }_{10}$ | Output switch isolation diode current | - | 300 | - | - | 300 | - | 300 | mA | 300ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {SG(OFF) }}$ | Off capacitance SW to GND | 5.0 | 17 | 5.0 | - | 17 | 5.0 | 17 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {SG(ON) }}$ | On capacitance SW to GND | 25 | 50 | 25 | - | 50 | 25 | 50 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $+\mathrm{V}_{\text {SPK }}$ | Output voltage spike | - | - | - | - | 150 | - | - | mV | $\begin{aligned} & V_{P P}=+40 \mathrm{~V}, V_{N N}=-160 \mathrm{~V}, \\ & R_{L}=50 \Omega \end{aligned}$ |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V}, V_{N N}=-100 \mathrm{~V}, \\ & R_{L}=50 \Omega \end{aligned}$ |
| - $\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \\ & R_{L}=50 \Omega \end{aligned}$ |
| - $\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |

Truth Table

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{\text { LE }}$ | CLK | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L |  |  |  |  |  |  |  | L | L | Off |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | On |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L |  | Off |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L |  | On |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L |  |  | Off |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L |  |  | On |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L |  |  |  | Off |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L |  |  |  | On |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L |  |  |  |  | Off |  |  |  |
|  |  |  |  | H |  |  |  | L | L |  |  |  |  | On |  |  |  |
|  |  |  |  |  | L |  |  | L | L |  |  |  |  |  | Off |  |  |
|  |  |  |  |  | H |  |  | L | L |  |  |  |  |  | On |  |  |
|  |  |  |  |  |  | L |  | L | L |  |  |  |  |  |  | Off |  |
|  |  |  |  |  |  | H |  | L | L |  |  |  |  |  |  | On |  |
|  |  |  |  |  |  |  | L | L | L |  |  |  |  |  |  |  | Off |
|  |  |  |  |  |  |  | H | L | L |  |  |  |  |  |  |  | On |
| X | X | X | X | X | X | X | X | H | L |  |  |  | d Previd | us S |  |  |  |
| X | X | X | X | X | X | X | X | X | H |  |  |  | All Swi | hes O |  |  |  |

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the $L$ to $H$ transition of the CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{L E}$. When $\overline{L E}$ is low the shift register data flow through the latch.
4. $\quad D_{\text {out }}$ is high when data in the shift register 7 is high.
5. Shift register clocking has no effect on the switch states if $\overline{L E}$ is high.
6. The CLR clear input overrides all other inputs.

## Logic Timing Waveforms



## Test Circuits




OFF Isolation


Isolation Diode Current


Crosstalk

$Q=1000 \mathrm{pF} \times$ DV $_{\text {OUT }}$
Charge Injection


Output Voltage Spike

Pin Description (26-Lead BCC)*

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | SW4 | 14 | VDD |
| 2 | SW3 | 15 | DIN |
| 3 | SW3 | 16 | CLK |
| 4 | SW2 | 17 | $\overline{\text { LE }}$ |
| 5 | SW2 | 18 | CL |
| 6 | SW1 | 19 | DOUT |
| 7 | SW1 | 20 | SW7 |
| 8 | SW0 | 21 | SW7 |
| 9 | SW0 | 22 | SW6 |
| 10 | VPP | 23 | SW6 |
| 11 | VNN | 24 | SW5 |
| 12 | RGND | 25 | SW5 |
| 13 | GND | 26 | SW4 |

* This package is not recommended for new designs Use 26-Lead LLGA (G1)


## Pin Description (26-Ball fpBGA)

| Ball Location | Function | Ball Location | Function |
| :---: | :---: | :---: | :---: |
| A4 | SW1 | E1 | SW4 |
| C3 | SW2 | E3 | SW4 |
| C4 | SW1 | E4 | SW5 |
| C5 | SW0 | E5 | SW7 |
| C6 | VPP | E6 | $\overline{\text { LE }}$ |
| C7 | VNN | E7 | CLK |
| D1 | SW3 | E9 | DIN |
| D3 | SW3 | F3 | SW5 |
| D4 | SW2 | F4 | SW6 |
| D5 | SW0 | F5 | SW7 |
| D6 | RGND | F6 | DOUT |
| D7 | GND | F7 | CLR |
| D9 | VDD | H4 | SW6 |

## 26-Lead BCC Package Outline (B1)

## $6.00 \times 6.00 \mathrm{~mm}$ body, 0.80 mm height (max), 0.65 mm pitch



## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | b | D | d1 | d2 | d3 | d4 | E | e | L | L1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Dimension } \\ & (\mathrm{mm}) \end{aligned}$ | MIN | 0.65 | 0.050 | 0.25 | 5.85 | $\begin{aligned} & 1.050 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.400 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.725 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.925 \\ & \text { REF } \end{aligned}$ | 5.85 | $\begin{aligned} & 0.65 \\ & \text { BSC } \end{aligned}$ | 0.25 | $\begin{aligned} & 0.10 \\ & \text { REF } \end{aligned}$ |
|  | NOM | - | 0.075 | 0.35 | 6.00 |  |  |  |  | 6.00 |  | 0.35 |  |
|  | MAX | 0.80 | 0.100 | 0.45 | 6.15 |  |  |  |  | 6.15 |  | 0.45 |  |

[^0]
## 26-Lead LLGA Package Outline (G1)

## $6.00 \times 6.00 \mathrm{~mm}$ body, 0.60 mm height (max), 0.65 mm pitch



Top View


Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 Identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | b | D | d1 | d2 | d3 | d4 | E | e | L | L1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 0.50 | 0.00 | 0.25 | 5.90 | $\begin{aligned} & 1.050 \\ & \text { REF } \end{aligned}$ | $\begin{gathered} 0.400 \\ \text { REF } \end{gathered}$ | $\begin{gathered} 0.725 \\ \text { REF } \end{gathered}$ | $\begin{gathered} 0.925 \\ \text { REF } \end{gathered}$ | 5.90 | $\begin{aligned} & 0.65 \\ & \text { BSC } \end{aligned}$ | 0.25 | $\begin{aligned} & 0.10 \\ & \text { REF } \end{aligned}$ |
|  | NOM | 0.55 | - | 0.35 | 6.00 |  |  |  |  | 6.00 |  | 0.35 |  |
|  | MAX | 0.60 | 0.05 | 0.45 | 6.10 |  |  |  |  | 6.10 |  | 0.45 |  |

Drawings not to scale.
Supertex Doc. \#: DSPD-26LLGAG1, Version A090808.

## 26-Ball fpBGA Package Outline (GA)

## $6.00 \times 5.35 \mathrm{~mm}$ body, 1.20 mm height (max), 0.65 mm pitch



## Notes:

1. A Ball A1 identifier must be located in the index area indicated. The Ball A1 identifier can be: a molded marklidentifier; an embedded metal marker; or a printed indicator.
2. Corner A1 identifier (actual shape may vary).

| Symbol |  | A | A1 | A2 | ¢ ${ }^{\text {b }}$ | D | D1 | E | E1 | e | SD | SE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 0.844 | 0.18 | 0.664 | 0.25 | 5.90 | $\begin{aligned} & 5.20 \\ & \text { BSC } \end{aligned}$ | 5.25 | $\begin{aligned} & 4.55 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 0.65 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 0.65 \\ & \text { BSC } \end{aligned}$ | $\begin{gathered} 0.325 \\ \text { BSC } \end{gathered}$ |
|  | NOM | 0.994 | 0.23 | 0.764 | 0.30 | 6.00 |  | 5.35 |  |  |  |  |
|  | MAX | 1.200 | 0.28 | 0.864 | 0.35 | 6.10 |  | 5.45 |  |  |  |  |

## Drawings not to scale.

Supertex Doc. \#: DSPD-26fpBGAGA, Version A092208.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^1]
[^0]:    Drawings not to scale.
    Supertex Doc. \#: DSPD-26BCCB1, Version A082609.

[^1]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

