## TOSHIBA

TOSHIBA Original RISC 32-Bit Microprocessor

## ARM Core Family

 TMPA900CMXBG
## TENTATIVE

Rev.0.5

ARM, ARM Powered, AMBA, ADK, ARM9TDMI, TDMI, PrimeCell, RealView, Thumb, Cortex, Coresight, ARM9, ARM926EJ-S, Embedded Trace Macrocell, ETM, AHB, APB, and KEIL are registered trademarks or trademarks of ARM Limited in the EU and other countries.

## - Introduction - Notes on the registers -

This device has SFR (Special Function Register) each IP (Peripheral circuits). SFR is shown as following in this data book.
a) IP lists

- IP lists show the register name, address and easy descriptions.
- 32bit address is assigned to all registers. It shows as [base address + (specific) address].


Note1: Case of this register (SAMPLE): 00000001 address because 00000000 address (hex)+0001 address (hex)
Note2: This register is sample register. There is not this data book.
b) SFR (register) description

- Basically, each register is structured 32 bit register. (There is a part of exception.)
- Each description shows Bit, Bit Symbol, Type, Reset value and Description.


Note1: Basically 3types.
R/W(READ/WRITE) : Enable Read/Write
RO(READ ONLY) : Enable Read only
WO(WRITE ONLY) : Enable Write only

There are exception types (USB device controller and SD host controller).
Please refer to those sections.

Note2: Bit state description:
Hexadecimal: $\quad 0 x 00 F F=255$ (Decimal)
Binary: $\quad 0 y 0101=5$ (Decimal)

Note3: 1 Word = 32 bit.

## 32-Bit RISC Microcontroller TMPA900CMXBG

## 1. Overview and Features

TMPA900CM is a 32 -bit RISC microcontroller with a built-in ARM9 ${ }^{T M}$ cpu core. TMPA $90 x$ CMXBG is a 289 -pin BGA package product.
Features of the product are as follows:
(1) ARM926EJ-S manufactured by ARM is used.

- Data cache: 16 Kbytes
- Instruction cache: 16 Kbytes
(2) Maximum operating frequency: $200 \mathrm{MHz}\left(@ 0 \sim 70^{\circ} \mathrm{C}\right) / 150 \mathrm{MHz}\left(@-20 \sim 85^{\circ} \mathrm{C}\right)$
(3) A 7-layer multi bus system is used.
- Bus Master1: CPU data
- Bus Master2: CPU instruction
- Bus Master3: LCD controller
- Bus Master4: LCD data process accelerator
- Bus Master5: DMA controller 1
- Bus Master6: DMA controller 2
- Bus Master7: USB device controller
(4) Memory access
- Built-in RAMः 32 Kbytes (can be used as program, data, and display memory)
- Built-in ROM: 16 Kbytes (boot memory)

It can be loaded to the built-in RAM from USB

- 4 GB linear access space (effective space: approximately 1.7 GB )
- Separate bus system:

| External address | 24 bits: A0-A23 |
| :--- | :--- |
| External data bus | 32 bit : D0-D31 |
|  | (Only a 16-bit bus is available for Mobile DDR SDRAM) |

(5) Memory controller

- Chip-select output: 2 channels
- Chip-select exclusive for DRAM: 1 channel
- Depending on the external pin selection, SDR (Single Data Rate)-type SDRAM and DDR (Double Data Rate) LVCMOS_I/O type SDRAM can be supported (SSTL_IO type DDR SDRAM cannot be supported).
- Support Asynchronous Static Memory, but Not support synchronous Static Memory.
(6) 16 -bit timer
- 6 channels 16 -bit timers including 2 channel timers with PWM function.
(7) Synchronous serial bus interface: 2 channels

Supports SPI mode / Microwire mode
(8) $\mathrm{I}^{2} \mathrm{C}$ bus interface: 2 channels
(9) UART: 3 channels

- Channel 0: supports Full UART / supports IrDA1.0 mode.
- Channel 1: supports TXD/RXD/U1CTSn 3 wires UART
- Channel 2: supports TXD/RXD 2 wires UART
(10)USB Device controller: 1 channel
- Supports high communication speed (480Mbps) (does not support Low Speed).
- Supports 4 endpoints.

End-point 0: Control 64 bytes $\times 1^{-}$FIFO
End-point 1: Bulk (Device $\rightarrow$ Host: IN transfer) 512 bytes $\times 2$-FIFO
End-point 2: Bulk (Host $\rightarrow$ Device: OUT transfer) 512 bytes $\times 2$ - FIFO
End-point 3: Interrupt 64 bytes $\times 1$ - FIFO
(11)USB Host controller: 1 channel

- Supports full communication speed (12Mbps) (does not support Low Speed).
(12)I ${ }^{2}$ S (Inter-IC Sound) interface: 2 channels
- Channel 0 (for reception: 32-byte FIFO $\times 2$ )
- Channel 1 (for transmission: 32 -byte FIFO $\times 2$ )
(13)LCD controller
- Supports $800 \times 480$ pixel size.
- Supports TFT/STN panels.
- For STN panels, 4/15/64 monochrome tones and 256/3375 color tones are supported.
- For TFT panels, 16 -bit/24-bit color is supported.
(14)LCD data process accelerator
- Scaling function (expansion/reduction)
- Filtering function (bi-cubic convolution)
- Image blending function (supports font blending)
(15)RTC (real-time clock)
(16)Melody/Alarm generator
- Supports output of 8 alarm sound patterns.
(17)Key-on wake up (key-input interrupt)
(18) 10 -bit AD converter (with a built-in sample-and-hold circuit): 8 channels
(19)Supports touch-screen interfaces
- Since a low-resistance switch is built in to the product, external components for horizontal/vertical switching can be deleted.
(20)Watchdog timer
(21)Interrupt function: 28types
- External 6types (14 pins): External Interrupt(edge: rise and fall, level: High and Low) And Key In
- Internal : 22 types

16 -bit timer $\times 3, \mathrm{RTC} \times 1$, and A/D converter $\times 1$
$\mathrm{LCDC} \times 1, \mathrm{NANDFC} \times 1, \mathrm{UART} \times 3$,
$\mathrm{I} 2 \mathrm{C} \times 2, \mathrm{SSP} \times 2, \mathrm{USB}$ Device $\times 1, \mathrm{USB}$ Host $\times 1, \mathrm{I} 2 \mathrm{~S} \times 1, \mathrm{SD}$ host controller $\times 1$, $\mathrm{LCDDA} \times 1, \mathrm{DMAC} \times 2$, and WDT $\times 1$
(22)I/O port: 91 pins
(23)DMA controller: 8 channels
(24)NAND-flash memory interface: 2 channels

- Easy connection to NAND-flash memory.
- Supports both 2LC (2 values) and 4LC (4 values) types.
- Supports 8 -bit data bus and 512/2048-byte page size.
- Built-in Reed Solomon operational circuit can correct 4 addresses and detect errors in more than 5 addresses.
(25)SD host controller: 1 channel
- Supports SD card I/F mode (4-bit parallel).
- Supports SDIO.
- Built-in 512-byte FIFO buffer.
- Supports High Speed mode $50 \mathrm{MHz} @ 0 \sim 70^{\circ} \mathrm{C} / 37.5 \mathrm{MHz} @-20^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$
- Supports High Capacity (max: 32GB)
(26)CMOS Sensor I/F: 1 channel
- YUV data can be converted into RGB data
- LCD display memory can be specified as a data save location.
- Supports scaling and trimming functions for changing sizes.
(27)Standby function
- Status of each pin in standby mode can be set bit-by-bit.
- Built-in power management circuit (PMC) to prevent leakage current.
(28)Clock control function
- Two blocks of built-in clock multiple circuit (PLL) enables an external 10 to 25 MHz Oscillator to supply various clocks as below:
@ 0 to $70^{\circ} \mathrm{C}$ : USB Device clock frequency of 480 MHz and clock frequency of 200 MHz to The CPU (CPU clock frequency is 192 MHz when USB is in use).
@ -20 to $85^{\circ} \mathrm{C}$ :USB Device clock frequency of 480 MHz and clock frequency of 150 MHz to The CPU (CPU clock frequency is 144 MHz when USB is in use).
- Clock gear function: A high-frequency clock can be changed within the range of fc to fc/8.
- Real Time Clock ( $\mathrm{fs}=32.768 \mathrm{kHz}$ )
- OFD : Oscillation Frequency Detector
(29)Operating voltage
- Internal DVCC1A and $\mathrm{DVCC} 1 \mathrm{~B}=1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$
- High-frequency oscillator and power supply for PLL, DVCC1C $=1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$
- External I/O DVCCM for memory $=3.0 \mathrm{~V}$ to 3.6 V or $1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$
- General external I/O DVCC3IO $=3.0 \mathrm{~V}$ to 3.6 V
- External I/O DVCC3LCD for LCD $=1.8 \mathrm{~V}$ to 3.6 V
- External I/O AVCC3AD for AD converter $=3.0 \mathrm{~V}$ to 3.6 V
- External I/O AVDD3T/C for USB Device2.0 = 3.15V to 3.45 V
- External I/O AVCC3H for USB Host $=3.0 \mathrm{~V}$ to 3.6 V
(30)DSU (JTAG) function
- JTAG supports of the ARM9 core.
(31)Package
- 289-pin FBGA: FBGA289-P-1515-0.80AZ


Figure 1.1 TMPA900CM block diagram

## 2. Pin Configuration and Functions

This section provides a TMPA 900 CM , names of I/O pins, and brief description of their functions.

### 2.1 Pin configuration diagram (Top View)

Figure 2.1.1 shows the TMPA900CM pin configuration (Package: FBGA289-P-1515-0.80AZ) About the detail pin configuration, please refer to Table 2.1.1 to Table 2.1.4.

TMPA900CM
TOP VIEW
(Perspective view from the top)

| A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | A11 | A12 | A13 | A14 | A15 | A16 | A17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | B10 | B11 | B12 | B13 | B14 | B15 | B16 | B17 |
| C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | C11 | C12 | C13 | C14 | C15 | C16 | C17 |
| D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | D16 | D17 |
| E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | E10 | E11 | E12 | E13 | E14 | E15 | E16 | E17 |
| F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | F10 | F11 | F12 | F13 | F14 | F15 | F16 | F17 |
| G1 | G2 | G3 | G4 | G5 | G6 | G7 | G8 | G9 | G10 | G11 | G12 | G13 | G14 | G15 | G16 | G17 |
| H1 | H2 | H3 | H4 | H5 | H6 | H7 | H8 | H9 | H10 | H11 | H12 | H13 | H14 | H15 | H16 | H17 |
| J1 | J2 | J3 | J4 | J5 | J6 | J7 | J8 | J9 | J10 | J11 | J12 | J13 | J14 | J15 | J16 | J17 |
| K1 | K2 | K3 | K4 | K5 | K6 | K7 | K8 | K9 | K10 | K11 | K12 | K13 | K14 | K15 | K16 | K1 |
| L1 | L2 | L3 | L4 | L5 | L6 | L7 | L8 | L9 | L10 | L11 | L12 | L13 | L14 | L15 | L16 | L17 |
| M1 | M2 | M3 | M4 | M5 | M6 | M7 | M8 | M9 | M10 | M11 | M12 | M13 | M14 | M15 | M16 | M17 |
| N1 | N2 | N3 | N4 | N5 | N6 | N7 | N8 | N | N10 | N11 | N12 | N13 | N14 | N15 | N16 | N17 |
| P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P | P10 | P11 | P12 | P13 | P14 | P15 | P16 | P17 |
| R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8 | R9 | R10 | R11 | R12 | R13 | R14 | R15 | R16 | R17 |
| T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 | T17 |
| U1 | U2 | U3 | U4 | U5 | U6 | U7 | U8 | U9 | U10 | U11 | U12 | U13 | U14 | U15 | U16 | U17 |

Figure 2.1.1 Pin configuration diagram

Table 2.1.1 Pin configuration

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | A1 DVSSCOM | $\begin{gathered} \text { A2 } \\ \text { DVCC1A } \end{gathered}$ | $\begin{gathered} \text { A3 } \\ \text { SM3/XT2 } \end{gathered}$ | $\begin{gathered} \text { A4 } \\ \text { SM2/XT1 } \end{gathered}$ | $\begin{gathered} \text { A5 } \\ \text { PU3/NDD3 } \\ \text { /LD3 } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { A6 } \\ \text { PU2/NDD21 } \\ \text { LD2 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { A7 } \\ \text { PU1/NDD1/L } \\ \text { D1 } \\ \hline \end{array}$ | $\begin{gathered} \text { A8 } \\ \text { PUO/NDD0/L } \\ \text { D0 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { A9 } \\ \text { SE5/A5 } \end{gathered}$ |
| B | $\begin{gathered} \text { B1 } \\ \text { DVCC3ıO } \end{gathered}$ | $\begin{gathered} \text { B2 } \\ \text { DVSSCOM } \end{gathered}$ | B3 <br> PC2/PWE | B4 <br> PC3/ <br> MLDALM/ PWM1OUT | $\begin{gathered} \text { B5 } \\ \text { PU7/NDD7/ } \\ \text { LD7 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { B6 } \\ \text { PU6/NDD6/ } \\ \text { LD6 } \end{array}$ | $\begin{gathered} \text { B7 } \\ \text { PU5/NDD5/ } \\ \text { LD5 } \end{gathered}$ | B8 PU4/NDD4/ LD4 | $\begin{gathered} \text { B9 } \\ \text { SF3/A11 } \end{gathered}$ |
| C | C1 SP4/RTCK | $\begin{gathered} \text { C2 } \\ \text { SPO/TCK } \end{gathered}$ | $\begin{gathered} \text { C3 } \\ \text { DVSSCOM } \end{gathered}$ | C4 PC4/FSOUT /PWM3OUT | $\begin{array}{\|c\|} \text { C5 } \\ \text { PV3/NDCLE } \\ \text { /LD11 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { C6 } \\ \text { PV2/NDALE } \\ \text { /LD10 } \\ \hline \end{array}$ | C7 <br> PV1/NDWEn/ <br> LD9 | $\begin{array}{\|c\|} \hline \text { C8 } \\ \text { PVo/NDREn/ } \\ \text { LD8 } \end{array}$ | $\begin{gathered} \text { C9 } \\ \text { SGO/A16 } \end{gathered}$ |
| D | D1 SP5/TDO | $\begin{gathered} \text { D2 } \\ \text { SP2/TDI } \end{gathered}$ | $\begin{gathered} \text { D3 } \\ \text { SP1/TMS } \end{gathered}$ | $\begin{array}{\|c} \text { D4 } \\ \text { DVSSCOM } \end{array}$ | D5 PV7/LD15 | D6 <br> PV6/ NDRB/ <br> LD14 | $\begin{gathered} \text { D7 } \\ \text { PV5/ } \\ \text { NDCE1n/ } \\ \text { LD13 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { D8 } \\ \text { PV4/ } \\ \text { NDCEOn/ } \\ \text { LD12 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { D9 } \\ \text { SG4/A20 } \end{gathered}$ |
| E | $\begin{gathered} \text { E1 } \\ \text { PG0/ } \\ \text { SDCODAT0 } \end{gathered}$ | $\begin{gathered} \text { E2 } \\ \text { PG2/ } \\ \text { SDC0DAT2 } \end{gathered}$ | $\begin{array}{\|c\|} \text { E3 } \\ \text { SP3/ TRSTn } \end{array}$ | $\begin{gathered} \text { E4 } \\ \text { PC6/ } \\ \text { I2C0CL/ } \\ \text { USBPON } \\ \hline \end{gathered}$ | $\begin{gathered} \text { E5 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { E6 } \\ \text { PL0/ } \\ \text { I2SoWS/ } \\ \text { SP1FSS } \\ \hline \end{gathered}$ | E7 <br> PL1/ I2S0CLK/ SP1CLK | E8 PL4/ I2SSCLK | $\begin{gathered} \text { E9 } \\ \text { SG7/A23 } \end{gathered}$ |
| F | $\begin{gathered} \hline \text { F1 } \\ \text { PG1/ } \\ \text { SDCODAT1 } \end{gathered}$ | $\begin{gathered} \hline \text { F2 } \\ \text { PG3/ } \\ \text { SDC0DAT3 } \end{gathered}$ |  | F4 PF6/I2C1CL/ U2TXD | $\begin{gathered} \text { F5 } \\ \text { PC7/ } \\ \text { I2CODA } \\ \text { /INT9/ } \\ \text { USBOCn } \end{gathered}$ | $\begin{gathered} \text { F6 } \\ \text { DVSSCOM } \end{gathered}$ | F7 <br> PL3/ <br> I2SOMCLK/ SP1DI | F8 PL2/ I2SODATI/ SP1DO | F9 <br> SK7l <br> SMCBE3n |
| G | $\begin{gathered} \text { G1 } \\ \text { PG7/ } \\ \text { SDC0CLK } \end{gathered}$ | $\begin{gathered} \text { G2 } \\ \text { PG4/ } \\ \text { SDC0CMD } \end{gathered}$ | $\begin{gathered} \text { G3 } \\ \text { PG6/ } \\ \text { SDC0CD } \end{gathered}$ | G4 PF7/I2C1DA /INTC/ U2RXD | $\begin{gathered} \hline \text { G5 } \\ \text { STO/LD0 } \end{gathered}$ | $\begin{gathered} \text { G6 } \\ \text { ST1/LD1 } \end{gathered}$ | $\begin{gathered} \text { G7 } \\ \text { DVSSCOM } \end{gathered}$ | G8 <br> DVCC3IO | $\begin{gathered} \text { G9 } \\ \text { DVCCM } \end{gathered}$ |
| H | $\begin{gathered} \mathrm{H} 1 \\ \text { ST2/LD2 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{H} 2 \\ \text { ST3/LD3 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { H3 } \\ \text { ST4/LD4 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{H} 4 \\ \text { ST5/LD5 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { H5 } \\ \text { ST6/LD6 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{H6} \\ \text { ST7/LD7 } \\ \hline \end{gathered}$ | H7 <br> DVCC3LCD | $\begin{gathered} \mathrm{H8} \\ \text { DVSSCOM } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{H} 9 \\ \text { DVSSCOM } \\ \hline \end{gathered}$ |
| J | $\begin{gathered} \mathrm{J1} \\ \text { SU0/ } \\ \text { LCLCP } \end{gathered}$ | J2 <br> SU1/ LCLAC | J3 <br> SU3/ LCLFP | J4 <br> SU4/LCLLP | J5 <br> PK0/LD16/ <br> CMSD0 | J6 PK1/LD17/ CMSD1 | J7 <br> DVCC3LCD | J8 <br> DVSSCOM | $\begin{gathered} \text { J9 } \\ \text { DVSSCOM } \end{gathered}$ |

Table 2.1.2 Pin configuration

|  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\begin{gathered} \text { A10 } \\ \text { SE4/A4 } \end{gathered}$ | $\begin{gathered} \text { A11 } \\ \text { SE3/A3 } \end{gathered}$ | $\begin{gathered} \text { A12 } \\ \text { SE2/A2 } \end{gathered}$ | $\begin{gathered} \text { A13 } \\ \text { SE1/A1 } \end{gathered}$ | $\begin{gathered} \text { A14 } \\ \text { SEO/AO } \end{gathered}$ | A15 <br> DVCCM | $\begin{gathered} \text { A16 } \\ \text { DVCC1A } \end{gathered}$ | $\begin{gathered} \text { A17 } \\ \text { DVSSCOM } \end{gathered}$ |
| B | $\begin{gathered} \text { B10 } \\ \text { SF2/A10 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { B11 } \\ \text { SF1/A9 } \end{gathered}$ | $\begin{gathered} \mathrm{B} 12 \\ \mathrm{SFO/A8} \\ \hline \end{gathered}$ | $\begin{gathered} \text { B13 } \\ \text { SE7/A7 } \end{gathered}$ | $\begin{gathered} \text { B14 } \\ \text { SE6/A6 } \end{gathered}$ | $\begin{gathered} \text { B15 } \\ \text { DVCCM } \end{gathered}$ | $\begin{gathered} \text { B16 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { B17 } \\ \text { DVCC1B } \end{gathered}$ |
| C | $\begin{gathered} \text { C10 } \\ \text { SF7/A15 } \end{gathered}$ | $\begin{gathered} \text { C11 } \\ \text { SF6/A14 } \end{gathered}$ | $\begin{gathered} \text { C12 } \\ \text { SF5/A13 } \end{gathered}$ | $\begin{gathered} \text { C13 } \\ \text { SF4/A12 } \end{gathered}$ | $\begin{gathered} \text { C14 } \\ \text { DVCCM } \end{gathered}$ | $\begin{gathered} \text { C15 } \\ \text { DVSSCOM } \end{gathered}$ | C16 <br> SL2/DMCAP | $\begin{gathered} \text { C17 } \\ \text { SL1/ } \\ \text { DMCDCLKN } \end{gathered}$ |
| D | $\begin{gathered} \text { D10 } \\ \text { SG3/A19 } \end{gathered}$ | $\begin{gathered} \text { D11 } \\ \text { SG2/A18 } \end{gathered}$ | $\begin{gathered} \text { D12 } \\ \text { SG1/A17 } \end{gathered}$ | $\begin{gathered} \text { D13 } \\ \text { DVCCM } \end{gathered}$ | $\begin{gathered} \text { D14 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { D15 } \\ \text { SK2/ } \\ \text { DMCSDQM2 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { D16 } \\ \text { SK0/ } \\ \text { DMCSDQM0/ } \\ \text { DMCDDM0 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { D17 } \\ \text { SLO/ } \\ \text { DMCDCLKP/ } \\ \hline \text { DMCSCLK } \\ \hline \end{array}$ |
| E | $\begin{gathered} \text { E10 } \\ \text { SG6/A22 } \end{gathered}$ | $\begin{gathered} \text { E11 } \\ \text { SG5/A21 } \end{gathered}$ | $\begin{gathered} \text { E12 } \\ \text { DVCCM } \end{gathered}$ | $\begin{gathered} \text { E13 } \\ \text { DVSSCOM } \end{gathered}$ | E14 <br> SK4/SMCWEn | $\begin{gathered} \text { E15 } \\ \text { SK3/ } \\ \text { DMCSDQM3 } \end{gathered}$ | $\begin{array}{\|c} \text { E16 } \\ \text { SK1/ } \\ \text { DMCSDQM1/ } \\ \text { DMCDDM1 } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { E17 } \\ \text { SL6/ } \\ \text { DMCCLKIN } \end{gathered}$ |
| F | $\begin{gathered} \text { F10 } \\ \text { SK6/ } \\ \text { SMCBE2n } \end{gathered}$ | $\begin{gathered} \text { F11 } \\ \text { DVCCM } \end{gathered}$ | $\begin{gathered} \text { F12 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { F13 } \\ \text { SK5/ } \\ \text { SMCBE1n } \end{gathered}$ | $\begin{gathered} \text { F14 } \\ \text { SD7/D31 } \end{gathered}$ | $\begin{gathered} \text { F15 } \\ \text { SD6/D30 } \end{gathered}$ | $\begin{gathered} \text { F16 } \\ \text { SB7/D15 } \end{gathered}$ | $\begin{gathered} \text { F17 } \\ \text { SB6/D14 } \end{gathered}$ |
| G | $\begin{gathered} \text { G10 } \\ \text { DVCCM } \\ \hline \end{gathered}$ | $\begin{gathered} \text { G11 } \\ \text { DVSSCOM } \\ \hline \end{gathered}$ | G12 <br> SJ6/DMCCKE | G13 <br> SJ5/DMCBA1 | $\begin{gathered} \text { G14 } \\ \text { SD5/D29 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { G15 } \\ \text { SD4/D28 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { G16 } \\ \text { SB5/D13 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { G17 } \\ \text { SB4/D12 } \\ \hline \end{gathered}$ |
| H | H10 <br> DVSSCOM | $\begin{gathered} \mathrm{H} 11 \\ \text { DVCCM } \end{gathered}$ | H12 <br> SJ4/DMCBAO | $\begin{gathered} \mathrm{H} 13 \\ \mathrm{SJ3/} \\ \text { DMCCASn } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{H} 14 \\ \text { SD3/D27 } \end{gathered}$ | $\begin{gathered} \mathrm{H} 15 \\ \text { SD2/D26 } \end{gathered}$ | $\begin{gathered} \mathrm{H} 16 \\ \text { SB3/D11 } \end{gathered}$ | $\begin{aligned} & \text { H17 } \\ & \text { SB2/D10 } \end{aligned}$ |
| J | $\begin{gathered} \text { J10 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { J11 } \\ \text { DVCCM } \end{gathered}$ | J12 <br> SJ1/DMCWEn | $\begin{gathered} \text { J13 } \\ \text { SJ2/ } \\ \text { DMCRASn } \end{gathered}$ | $\begin{gathered} \text { J14 } \\ \text { SD1/D25 } \end{gathered}$ | $\begin{gathered} \text { J15 } \\ \text { SDO/D24 } \end{gathered}$ | $\begin{gathered} \text { J16 } \\ \text { SB1/D9 } \end{gathered}$ | $\begin{gathered} \text { J17 } \\ \text { SB0/D8 } \end{gathered}$ |

Table 2.1.3 Pin configuration

| K | $\begin{gathered} \text { K1 } \\ \text { PJO/LD8 } \end{gathered}$ | $\begin{gathered} \text { K2 } \\ \text { PJ1/LD9 } \end{gathered}$ | K3 PJ2/LD10 | K4 PJ3/LD11 | K5 <br> PK2/LD18/ <br> CMSD2 | K6 PK3/LD19/C MSD3 | $\begin{gathered} \text { K7 } \\ \text { DVCC3LCD } \end{gathered}$ | $\begin{gathered} \text { K8 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { K9 } \\ \text { DVSSCOM } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L1 <br> PJ4/LD12/ CMSPCK | L2 <br> PJ5/LD13/ CMSHSY | L3 <br> PJ6/LD14/ CMSHBK | L4 <br> PJ7/LD15/ CMSVSY | L5 <br> PK4/LD20/ CMSD4 | ```L6 PK5/LD21/ CMSD5``` | $\begin{gathered} \text { L7 } \\ \text { DVSSCOM } \end{gathered}$ | L8 <br> DVCC3IO | L9 DVCC3IO |
| M | M1 <br> AVCC3AD | $\begin{gathered} \text { M2 } \\ \text { VREFH } \end{gathered}$ | M3 VREFL | $\begin{gathered} \text { M4 } \\ \text { PK6/LD22/ } \\ \text { CMSD6 } \end{gathered}$ | M5 <br> PK7/LD23/ CMSD7 | $\begin{gathered} \text { M6 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { M7 } \\ \text { PAO/KIO } \end{gathered}$ | M8 PA1/KI1 | $\begin{gathered} \text { M9 } \\ \text { PA2/KI2 } \end{gathered}$ |
| N | $\begin{gathered} \text { N1 } \\ \text { PDO/ANO } \end{gathered}$ | N2 PD1/AN1 | N3 <br> PD2/AN2 | N4 <br> AVSS3AD | $\begin{gathered} \text { N5 } \\ \text { DVSSCOM } \end{gathered}$ | N6 DVCC1A | N7 <br> PN6/ UODTRn/ INTF | $\begin{gathered} \text { N8 } \\ \text { PN7/ } \\ \text { UORTSn/ } \\ \text { INTG } \end{gathered}$ | $\begin{gathered} \text { N9 } \\ \text { PA3/KI3 } \end{gathered}$ |
| P | $\begin{gathered} \text { P1 } \\ \text { PD3/AN3 } \end{gathered}$ |  | P3 PD5/AN5/ MY | $\begin{array}{\|c\|} \text { P4 } \\ \text { DVSSCOM } \end{array}$ | P5 <br> DVCC1A | P6 <br> PN2/ <br> UOCTSn |  | P8 <br> PN4/ UODSRn/ INTD | P9 PN5/U0RIn/ INTE |
| R | R1 <br> PD6/ <br> INTA(INTTSI)/ <br> AN6 | R2 PD7/INTB/ AN7 | $\begin{gathered} \text { R3 } \\ \text { DVSSCOM } \end{gathered}$ | R4 DVCC1A | R5 <br> PNO/ <br> UOTXD/ SIR0OUT | R6 <br> PN1/ <br> UORXD/ SIROIN | R7 SM7/AM1 | R8 <br> AVSS3C |  |
| T | T1 DVCC1B | $\begin{gathered} \text { T2 } \\ \text { DVSSCOM } \\ \hline \end{gathered}$ | T3 <br> DVCC1A | T4 <br> SM6/AM0 | T5 DVCC1C | $\begin{gathered} \text { T6 } \\ \text { DVSS1C } \\ \hline \end{gathered}$ | T7 AVDD3C | T8 <br> SR3/REXT | T9 AVSS3T2 |
| U | U1 DVSSCOM | U2 DVCC1A | U3 SM4/ <br> RESETn | U4 <br> SM0/X1 | U5 SM1/X2 | U6 DVCC1C | U7 <br> SR4/VSENS | U8 <br> AVSS3T3 |  |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |

Table 2.1.4 Pin configuration

| K | $\begin{gathered} \text { K10 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { K11 } \\ \text { DVCCM } \end{gathered}$ | K12 <br> SH7/DMCCSn | K13 <br> SJO/SMCOEn | $\begin{gathered} \text { K14 } \\ \text { SC7/D23 } \end{gathered}$ | $\begin{gathered} \mathrm{K} 15 \\ \mathrm{SC6/D22} \end{gathered}$ | $\begin{gathered} \text { K16 } \\ \text { SL5/ } \\ \text { DMCDDQS1 } \end{gathered}$ | $\begin{gathered} \text { K17 } \\ \text { SL4/ } \\ \text { DMCDDQSO } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | $\begin{gathered} \text { L10 } \\ \text { DVCC3IO } \end{gathered}$ | $\begin{gathered} \text { L11 } \\ \text { DVSSCOM } \end{gathered}$ | L12 <br> SH3/SMCCSOn | L13 <br> SH4/ <br> SMCCS1n | $\begin{gathered} \text { L14 } \\ \text { SC5/D21 } \end{gathered}$ | $\begin{gathered} \text { L15 } \\ \text { SC4/D20 } \end{gathered}$ | $\begin{gathered} \text { L16 } \\ \text { SA7/D7 } \end{gathered}$ | $\begin{gathered} \text { L17 } \\ \text { SA6/D6 } \end{gathered}$ |
| M | M10 <br> SN2/ <br> SELJTAG | M11 <br> SN1/ SELDVCCM | M12 <br> DVSSCOM | M13 <br> SH2/SMCBEOn | $\begin{gathered} \text { M14 } \\ \text { SC3/D19 } \end{gathered}$ | $\begin{gathered} \text { M15 } \\ \text { SC2/D18 } \end{gathered}$ | $\begin{gathered} \text { M16 } \\ \text { SA5/D5 } \end{gathered}$ | $\begin{gathered} \text { M17 } \\ \text { SA4/D4 } \end{gathered}$ |
| N | N10 <br> PB3/KO3 | N11 <br> PM3/ <br> I2S1MCLK | N12 <br> PM2/I2S1DATO | $\begin{gathered} \text { N13 } \\ \text { DVSSCOM } \end{gathered}$ | $\begin{gathered} \text { N14 } \\ \text { SC1/D17 } \end{gathered}$ | $\begin{gathered} \text { N15 } \\ \text { SC0/D16 } \end{gathered}$ | $\begin{gathered} \text { N16 } \\ \text { SA3/D3 } \end{gathered}$ | $\begin{gathered} \text { N17 } \\ \text { SA2/D2 } \end{gathered}$ |
| P | $\begin{gathered} \mathrm{P} 10 \\ \mathrm{~PB} 2 / \mathrm{KO} 2 \end{gathered}$ | P11 <br> PB1/KO1/ <br> LCLAC | P12 <br> PM1/I2S1CLK | P13 <br> PMO/I2S1WS | $\begin{gathered} \text { P14 } \\ \text { DVSSCOM } \end{gathered}$ | P15 <br> PR2/INTH | $\begin{gathered} \text { P16 } \\ \text { SA1/D1 } \end{gathered}$ | $\begin{gathered} \text { P17 } \\ \text { SAO/D0 } \end{gathered}$ |
| R | R10 <br> SNO/ SELMEMC | $\begin{gathered} \text { R11 } \\ \text { PBO/KOO } \end{gathered}$ | R12 PT2/SP0DO | R13 PT1/SP0CLK | $\begin{gathered} \hline \text { R14 } \\ \text { PTO/ } \\ \text { SP0FSS } \end{gathered}$ | R15 <br> DVSSCOM | R16 <br> PRO/ <br> RESETOUTn | R17 <br> PR1/ OFDOUTn/ FCOUT |
| T | T10 <br> AVSS3T1 | T11 <br> AVDD3T0 | T12 <br> PT6/U1CTSn | T13 <br> PT5/U1RXD | T14 PT4/ U1TXD | T15 <br> PT3/SPODI | T16 <br> DVSSCOM | $\begin{gathered} \text { T17 } \\ \text { DVCC1B } \end{gathered}$ |
| U | U10 SR0/DDP | U11 AVSS3T0 | U12 <br> PT7/X1USB | $\begin{gathered} \mathrm{U} 13 \\ \text { AVCC3H } \\ \hline \end{gathered}$ | U14 <br> SN7/HDM | U15 <br> SN6/HDP | $\begin{gathered} \mathrm{U} 16 \\ \text { DVCC1A } \end{gathered}$ | U17 <br> DVSSCOM |
|  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |

### 2.2 Pin Names and Functions

The names and functions of I/O pins are shown below.
Pins associated with memory are switched to either of two types of MPMC (MPMC0/1) depending on the status of the external pin "SELMEMC".

Table 2.2.1 Pin names and functions (1/8)

| Pin name | Number of pins | Input/Output | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SA0 to SA7 } \\ & \text { D0 to D7 } \end{aligned}$ | 8 | Input/Output | Data: Data bus D0 to D7 | For both MPMC0 and MPMC1 |
| $\begin{aligned} & \text { SB0 to SB7 } \\ & \text { D8 to D15 } \\ & \hline \end{aligned}$ | 8 | Input/Output | Data: Data bus D8 to D15 | For both MPMC0 and MPMC1 |
| $\begin{aligned} & \text { SC0 to SC7 } \\ & \text { D16 to D23 } \end{aligned}$ | 8 | Input/Output | Data: Data bus D16 to D23 | For both MPMC0 and MPMC1 |
| $\begin{aligned} & \text { SD0 to SD7 } \\ & \text { D24 to D31 } \end{aligned}$ | 8 | Input/Output | Data: Data bus D24 to D31 | For both MPMC0 and MPMC1 |
| SE0 to SE7 <br> A0 to A7 | 8 | Output | Address: Address bus A0 to A7 | For both MPMC0 and MPMC1 |
| SF0 to SF7 <br> A8 to A15 | 8 | Output | Address: Address bus A8 to A15 | For both MPMC0 and MPMC1 |
| $\begin{aligned} & \text { SG0 to SG7 } \\ & \text { A16 to A23 } \end{aligned}$ | 8 | Output | Address: Address bus A16 to A23 | For both MPMC0 and MPMC1 |
| - |  |  |  |  |
| SH2 <br> SMCBEOn | 1 | Output | Byte enable signal (D0 to D7) for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SK5 <br> SMCBE1n | 1 | Output | Byte enable signal (D8 to D15) for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SK6 <br> SMCBE2n | 1 | Output | Byte enable signal (D16 to D23) for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SK7 <br> SMCBE3n | 1 | Output | Byte enable signal (D24 to D31) for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SH3 <br> SMCCSOn | 1 | Output | Chip select signal 0 for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SH4 <br> SMCCS1n | 1 | Output | Chip select signal 1 for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| - |  |  |  |  |
| - |  |  |  |  |
| SH7 <br> DMCCSn DMCCSn | 1 | - <br> Output <br> Output | Write-enable signal for SDR_SDRAM Write-enable signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SJO <br> SMCOEn | 1 | Output | Out-enable signal for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SJ1 <br> DMCWEn <br> DMCWEn | 1 | Output <br> Output | Write-enable signal for SDR_SDRAM Write-enable signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SJ2 <br> DMCRASn <br> DMCRASn | 1 | - <br> Output <br> Output | Row address strobe signal for SDR_SDRAM Row address strobe signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |

Note: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA3, ..., and PV0 through PV7."

Table 2.2.1 Pin names and functions (2/8)

| Pin name | Number of pins | Input/Output | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| SJ3 <br> DMCCASn <br> DMCCASn | 1 | - <br> Output <br> Output | - <br> Column address strobe signal for SDR_SDRAM Column address strobe signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SJ4 <br> DMCBAO <br> DMCBAO | 1 | Output Output | BANK0 strobe signal for SDR_SDRAM BANK0 strobe signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SJ5 <br> DMCBA1 <br> DMCBA1 | 1 | - <br> Output <br> Output | BANK1 strobe signal for SDR_SDRAM BANK1 address strobe signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SJ6 <br> DMCCKE <br> DMCCKE | 1 | - <br> Output <br> Output | Clock-enable signal for SDR_SDRAM Clock-enable signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| - |  |  |  |  |
| SKO <br> DMCSDQM0 <br> DMCDDMO | 1 | - <br> Output <br> Output | Byte enable signal (D0 to D7) for SDR_SDRAM Data mask signal (D0 to D7) for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SK1 <br> DMCSDQM1 <br> DMCDDM1 | 1 | Output <br> Output | Byte enable signal (D8 to D15) for SDR_SDRAM Data mask signal (D8 to D15) for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SK2 <br> DMCSDQM2 | 1 | Output | Byte enable signal (D16 to D23) for SDR_SDRAM <br> Not used | When using MPMC0 When using MPMC1 |
| SK3 <br> DMCSDQM3 | 1 | Output | Byte enable signal (D24 to D31) for SDR_SDRAM <br> Not used | When using MPMC0 When using MPMC1 |
| SK4 <br> SMCWEn | 1 | Output | Write-enable signal for NORF/SRAM/MROM | For both MPMC0 and MPMC1 |
| SLO <br> DMCSCLK DMCDCLKP | 1 | Output <br> Output | Clock signal for SDR_SDRAM <br> Positive phase clock signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SL1 <br> DMCDCLKN | 1 | Output | Not used <br> Negative phase clock signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SL2 <br> DMCAP <br> DMCAP | 1 | - <br> Output <br> Output | Address/Precharge signal for SDR_SDRAM <br> Address/Precharge signal for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| - |  |  |  |  |
| SL4 <br> DMCDDQS0 | 1 | Input/Output | Not used <br> Data strobe signal (D0 to D7) for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| $\overline{\text { SL5 }}$ DMCDDQS1 | 1 | Input/Output | Not used <br> Data strobe signal (D8 to D15) for DDR_SDRAM | When using MPMC0 When using MPMC1 |
| SL6 <br> DMCCLKIN | 1 | Input | FB clock for SDR/DDR_SDRAM | For both MPMC0 and MPMC1 |
| - |  |  |  |  |

Note: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA3, ..., and PV0 through PV7."

Table 2.2.1 Pin names and functions (3/8)

| Pin name | Number of pins | Input/Output |  | Function |
| :--- | :---: | :--- | :--- | :--- |
| SM0 <br> X1 | 1 | - <br> Input | - <br> High-frequency oscillator connecting input pin |  |
| SM1 <br> X2 | 1 | - <br> Output | - <br> High-frequency oscillator connecting output pin |  |
| SM2 <br> XT1 | 1 | - <br> Input | - <br> Low-frequency oscillator connecting input pin |  |
| SM3 <br> XT2 | 1 | - <br> Output | - <br> Low-frequency oscillator connecting output pin |  |
| SM4 <br> RESETn | 1 | - <br> Input | - <br> Reset: Initializes TMPA900CM (with Schmitt input and pull-up <br> resistor) |  |
| - | 1 | Output |  |  |
| SM6 to SM7 <br> SM0 to AM1 | 1 | 1 | - <br> ST0 LD | 1 |

Note: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA3, ..., and PV0 through PV7."

Table 2.2.1 Pin names and functions (4/8)

| Pin name | Number of pins | Input/Output |  | Function |
| :--- | :---: | :--- | :--- | :--- |
| SU0 <br> LCLCP | 1 | - <br> Output | - <br> LCD driver output pin |  |
| SU1 <br> LCLAC | 1 | - <br> Output | - <br> LCD driver output pin |  |
| - | 1 | - <br> Output | - <br> LCD driver output pin |  |
| SU3 <br> LCLFP | 1 | - <br> Output | - <br> LCD driver output pin |  |
| SU4 <br> LCLLP | 1 |  |  |  |

Note: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA3, ..., and PV0 through PV7."

Table 2.2.1 Pin names and functions (5/8)

| Pin name | Number of pins | Input/Output | Function |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PA0 to PA3 } \\ & \text { KIO to KI3 } \end{aligned}$ | 4 | Input <br> Input | Port A0 to A3: Input ports <br> Key input KIO to KI3: Pins for key-on wake up 0 to 3 <br> (with Schmitt input and pull-up resistor) |  |
| $\begin{aligned} & \text { PB0 } \\ & \text { KOO } \\ & \text { LCLCP } \end{aligned}$ | 1 | Output Output | Port B0: Output ports <br> Key output KOO : Key out pins (open-drain can be set) |  |
| $\begin{aligned} & \mathrm{PB} 1 \\ & \mathrm{KO1} \end{aligned}$ | 1 | Output Output | Port B1: Output ports <br> Key output KO1 : Key out pins (open-drain can be set) |  |
| $\begin{aligned} & \mathrm{PB} 2 \\ & \mathrm{KO} 2 \end{aligned}$ | 1 | Output <br> Output | Port B2: Output ports <br> Key output KO2 : Key out pins (open-drain can be set) |  |
| $\begin{aligned} & \text { PB03 } \\ & \text { KO3 } \end{aligned}$ | 1 | Output Output | Port B3: Output ports <br> Key output KO3 : Key out pins (open-drain can be set) |  |
| - |  |  |  |  |
| $\begin{aligned} & \text { PC2 } \\ & \text { PWE } \end{aligned}$ | 1 | Output Output | Port C2: Output port <br> External power source control output: <br> This pin controls ON/OFF of the external power source. The " H " level is output during regular operations, and the "L" level is output during standby mode. |  |
| PC3 <br> MLDALM <br> PWMOOUT | 1 | Output <br> Output <br> Output | Port C3: Output port Melody alarm output pin Timer PWM out port |  |
| PC4 <br> FSOUT <br> PWM2OUT | 1 | Output <br> Output <br> Output | Port C4: Output port <br> Low-frequency output clock pin Timer PWM out port |  |
| - |  |  |  |  |
| PC6 I2COCL <br> USBPON | 1 | Input/Output Input/Output output | Port C6: I/O port <br> I2C clock I/O <br> Power On Enable for USB Host |  |
| PC7 <br> I2CODA <br> INT9 <br> USBOCn | 1 | Input/Output Input/Output Input <br> Input | Port C7: I/O port <br> I2C data I/O <br> Interrupt request pin9: an interrupt request pin that can program the rising/falling edge <br> Over Current detect for USB Host |  |
| PD0 to PD3 AN0 to AN3 | 4 | Input <br> Input | Port D0 to D3: Input ports <br> Analog input 0 to 3: AD converter input pins |  |
| $\begin{aligned} & \text { PD4 } \\ & \text { AN4 } \\ & \text { MX } \end{aligned}$ | 1 | Input <br> Input <br> Output | Port D4: Input port <br> Analog input 4: AD converter input pin <br> X-minus: X-connecting pin for touch panel |  |
| PD5 <br> AN5 <br> MY | 1 | Input <br> Input <br> Output | Port D5: Input port <br> Analog input 5: AD converter input pin <br> Y-minus: Y-connecting pin for touch panel |  |
| PD6 <br> AN6 <br> PX <br> INTA(TSI) | 1 | Input input Output Input | Port D6: Input port <br> Analog input 6: AD converter input pin <br> X-plus: X-connecting pin for touch panel <br> Interrupt request pin A: an interrupt request pin that can program the rising/falling edge |  |
| PD7 <br> AN7 <br> PY <br> INTB | 1 | Input input Output Input | Port D7: Input port <br> Analog input 7: AD converter input pin <br> Y-plus: Y-connecting pin for touch panel <br> Interrupt request pin B:an interrupt request pin that can program the rising/falling edge |  |

Table 2．2．1 Pin names and functions（6／8）

| Pin name | Number of pins | Input／Output | Function |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PF6 } \\ & \text { I2C1CL } \\ & \text { U2TXD } \end{aligned}$ | 1 | Input／Output Input／Output Output | Port F6：I／O port <br> I2C clock I／O <br> UART function 2 transmission data |  |
| PF7 <br> I2C1DA <br> INTC <br> U2RXD | 1 | Input／Output Input／Output Input <br> Input | Port F7：I／O port <br> I2C data I／O <br> Interrupt request pin C：an interrupt request pin that can program the rising／falling edge <br> UART function 2 receive data |  |
| PG0 to PG3 <br> SDCODAT0 to SDCODAT3 | 4 | Input／Output Input／Output | Port G0 to G3：I／O port Data I／O pin for SD card |  |
| $\begin{aligned} & \text { PG4 } \\ & \text { SDC0CMD } \end{aligned}$ | 1 | Input／Output Input／Output | Port G4：I／O port <br> Command I／O pin for SD card |  |
| PG5 SDCOWP | 1 | Input／Output input | Port G5：I／O port <br> Write－protect input pin for SD card |  |
| $\begin{aligned} & \text { PG6 } \\ & \text { SDC0CD } \end{aligned}$ | 1 | Input／Output Input | Port G6：I／O port <br> Card detection input pin for SD card |  |
| $\begin{aligned} & \text { PG7 } \\ & \text { SDC0CLK } \end{aligned}$ | 1 | Input／Output Input／Output | Port G7：I／O port <br> Clock output pin for SD card |  |
| PJ0 to PJ3 LD8 to LD11 | 4 | Output <br> Output | Port J0 to J3：Output ports Data buses for LCD driver |  |
| PJ4 <br> LD12 <br> CMSPCK | 1 | Input／Output Output Input | Port J4 ：input／output port Data buses for LCD driver Clock input for CMOS Sensor |  |
| PJ5 <br> LD13 <br> CMSHSY | 1 | Input／Output Output Input | Port J5 ：input／output port <br> Data buses for LCD driver <br> Horizontal synchronization input for CMOS Sensor |  |
| PJ6 LD14 <br> CMSHBK | 1 | Input／Output Output Input | Port J6 ：input／output port <br> Data buses for LCD driver <br> Valid data detect input for CMOS Sensor |  |
| PJ7 <br> LD15 <br> CMSVSY | 1 | 入 Output <br> Output <br> 入力 | Port J7 ：input／output port <br> Data buses for LCD driver <br> Vertical synchronization input for CMOS Sensor |  |
| PK0 to PK7 <br> LD16 to LD23 <br> CMSD0 to CMSD7 | 8 | Output <br> Output <br> Output | Port K0 to K7：Output ports Data buses for LCD driver Data buses for CMOS Sensor |  |
| $\begin{aligned} & \text { PLO } \\ & \text { I2S0WS } \\ & \text { SP1FSS } \end{aligned}$ | 1 | Input／Output Input／Output Input／Output | Port LO：I／O port $I^{2}$ SO word select Input／output FSS pin for SSP1 |  |
| PL1 <br> I2S0CLK <br> SP1CLK | 1 | Input／Output Input／Output Input／Output | Port L1：I／O port I2S0 serial clock Input／output Clock output pin for SSP1 |  |
| PL2 <br> I2SODATI <br> SP1DO | 1 | Input／Output Input Output | Port L2：I／O port $I^{2} S 0$ receive serial data input Data output pin for SSP1 |  |
| $\begin{aligned} & \text { PL3 } \\ & \text { I2SOMCLK } \\ & \text { SP1DI } \end{aligned}$ | 1 | Input／Output <br> Output <br> Output | Port L3：I／O port $I^{2}$ S0 master clock output for receive circuit Data input pin for SSP1 |  |
| $\begin{aligned} & \text { PL4 } \\ & \text { I2SSCLK } \end{aligned}$ | 1 | Input／Output Input | Port L4：I／O port $I^{2}$ S external source clock pin |  |

Table 2.2.1 Pin names and functions (7/8)

| Pin name | Number of pins | Input/Output | Function |  |
| :---: | :---: | :---: | :---: | :---: |
| PMO <br> I2S1WS | 1 | Input/Output Input/Output | Port MO: I/O port $I^{2}$ S1 word select input/output |  |
| PM1 <br> I2S1CLK | 1 | Input/Output Input/Output | Port M1: I/O port $I^{2}$ S1 serial clock input/output |  |
| PM2 <br> I2S1DATO | 1 | Input/Output Output | Port M2: I/O port $I^{2}$ S1 transmission serial data output |  |
| PM3 <br> I2S1MCLK | 1 | Input/Output Output | Port M3: I/O port $I^{2}$ S1 master clock output for transmission circuit |  |
| PNO <br> UOTXD SIR0OUT | 1 | Input/Output <br> Output <br> Output | Port NO: I/O port <br> UART function 0 transmission data Data output pin for IrDA1.0 |  |
| PN1 <br> UORXD <br> SIROIN | 1 | Input/Output Input Input | Port N1: I/O port UART function 0 receive data Data input pin for IrDA1.0 |  |
| $\begin{aligned} & \text { PN2 } \\ & \text { UOCTSn } \end{aligned}$ | 1 | Input/Output Input | Port N2: I/O port <br> UART function 0 data can be transmitted (Clear to send) |  |
| PN3 UODCDn | 1 | Input/Output Input | Port N3: I/O port <br> Modem status signal DCD (Data Carrier Detect) |  |
| PN4 <br> UODSRn <br> INTD | 1 | Input/Output Input Input | Port N4: I/O port <br> Modem status signal DSR (Data Set Ready) <br> Interrupt request pin D: an interrupt request pin that can program the rising/falling edge |  |
| PN5 <br> UORIn <br> INTE | 1 | Input/Output Input Input | Port N5: I/O port <br> Modem status signal RI (Ring Indicator) <br> Interrupt request pin E: an interrupt request pin that can program the rising/falling edge |  |
| PN6 <br> UODTRn <br> INTF | 1 | Input/Output Output Input | Port N6: I/O port <br> Output modem control line DTR (Data Terminal Ready) Interrupt request pin F: an interrupt request pin that can program the rising/falling edge |  |
| PN7 <br> UORTSn <br> INTG | 1 | Input/Output Output Input | Port N7: I/O port <br> Output modem control line RTD (Request To Send) Interrupt request pin G: an interrupt request pin that can program the rising/falling edge |  |
| - |  |  |  |  |
| PRO <br> RESETOUTn | 1 | Output Output | Port RO: Output port Reset output pin |  |
| PR1 <br> OFDOUTn FCOUT | 1 | Output Output Output | Port R1: Output port <br> OFD Output pin <br> Write-protect control pin for memory <br> High-frequency clock output pin |  |
| $\begin{aligned} & \text { PR2 } \\ & \text { INTH } \end{aligned}$ | 1 | Input/Output Input | Port R2: I/O port <br> Interrupt request pin H : an interrupt request pin that can program the rising/falling edge |  |
| PT0 SPOFSS | 1 | Input/Output Input/Output | Port T0: I/O port FSS pin for SSP0 |  |
| PT1 SPOCLK | 1 | Input/Output Input/Output | Port T1: I/O port Clock pin for SSP0 |  |
| $\begin{aligned} & \text { PT2 } \\ & \text { SP0DO } \end{aligned}$ | 1 | Input/Output Output | Port T2: I/O port <br> Data output pin for SSPO |  |
| $\begin{aligned} & \text { PT3 } \\ & \text { SP0DI } \end{aligned}$ | 1 | Input/Output Input | Port T3: I/O port Data input pin for SSP0 |  |

Table 2.2.1 Pin names and functions (8/8)

| Pin name | Number of pins | Input/Output | Function |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { PT4 } \\ \text { U1TXD } \end{gathered}$ | 1 | Input/Output Output | Port T4: I/O port UART function 1 transmission data |  |
| PT5 <br> U1RXD | 1 | Input/Output Input | Port T5: I/O port UART function 1 receive data |  |
| PT6 <br> U1CTSn | 1 | Input/Output Output | Port T6: I/O port UART1 handshake (Transmitter Enable) |  |
| $\begin{aligned} & \text { PT7 } \\ & \text { X1USB } \end{aligned}$ | 1 | Input/Output Input | Port T7: I/O port Clock input pin for USB |  |
| PU0 to PU7 <br> NDD0 to NDD7 <br> LD0~LD7 | 8 | Input/Output Input/ Output Output | Port U0 to Port U7 : I/O port Data buses for NANDF memory Data buses for LCD driver |  |
| PVO <br> NDREn <br> LD8 | 1 | Input/Output Output Output | Port V0: I/O port <br> Read enable for NAND-Flash <br> Data bus for LCD driver |  |
| PV1 <br> NDWEn LD9 | 1 | Input/Output <br> Output <br> Output | Port V1: I/O port Write enable for NAND-Flash Data bus for LCD driver |  |
| PV2 <br> NDALE <br> LD10 | 1 | Input/Output <br> Output <br> Output | Port V2: I/O port <br> Address latch enable for NAND-Flash Data bus for LCD driver |  |
| PV3 <br> NDCLE <br> LD11 | 1 | Input/Output <br> Output <br> Output | Port V3: I/O port <br> Command latch enable for NAND-Flash Data bus for LCD driver |  |
| PV4 <br> NDCEOn <br> LD12 | 1 | Input/Output Output Output | Port V4: I/O port NAND-Flash0 chip select Data bus for LCD driver |  |
| PV5 <br> NDCE1n <br> LD13 | 1 | Input/Output <br> Output <br> Output | Port V5: I/O port <br> NAND-Flash1 chip select <br> Data bus for LCD driver |  |
| PV6 <br> NDRB <br> LD14 | 1 | Input/Output Input Output | Port V6: I/O port NAND-Flash Ready(1)/Busy(0) input Data bus for LCD driver |  |
| $\begin{aligned} & \text { PV7 } \\ & \text { LD15 } \end{aligned}$ | 1 | Input/Output Output | Port V7: I/O port Data bus for LCD driver |  |


| Pin name | Number of pins | Power pins | Function |  |
| :--- | :---: | :--- | :--- | :--- |
| DVCC1A | 8 | Power supply | VCC power supply for the main internal area |  |
| DVCC1B | 3 | Power supply | VCC power supply for the internal B/U area |  |
| DVCC1C | 2 | Power supply | VCC power supply for high-frequency clock/PLL circuit |  |
| DVSS1C | 1 | Power supply | VSS power supply for high-frequency clock/PLL circuit |  |
| DVCC3IO | 5 | Power supply | VCC power supply for external I/O (general) |  |
| DVCCM | 11 | Power supply | VCC power supply for external I/O (for memory) |  |
| DVCC3LCD | 3 | Power supply | VCC power supply for external I/O (LCD) |  |
| AVCC3AD | 1 | Power supply | VCC power supply for external I/O (A/DC) |  |
| AVSS3AD | 1 | Power supply | VSS power supply for external I/O (A/DC) |  |
| VREFH | 1 | Input | Reference voltage for A/D converter |  |
| VREFL | 1 | Input | Reference voltage for A/D converter |  |
| AVDD3Tx | 2 | Power supply | VDD power supply for external I/O (USB Device) |  |
| AVSS3Tx | 4 | Power supply | VSS power supply for external I/O (USB Device) |  |
| AVDD3C | 1 | Power supply | VDD power supply for external I/O (USB Device) |  |
| AVSS3C | 1 | Power supply | VSS power supply for external I/O (USB Device) |  |
| AVCC3H | 1 | Power supply | VCC power supply for external I/O (USB Host) |  |
| DVSSCOM | 37 | Power supply | Shared VSS power supply (GND) |  |

Pin Functions and Initial Values Arranged by Type of Power Supply - 1 (DVCCM )

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial value after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVCCM | SA0 to SA7 | D0 to D7 | - | - | ON | D0 to D7 / Hz* |
|  | SB0 to SB7 | D8 to D15 | - | - | ON | D8 to D15 / Hz* |
|  | SC0 to SC7 | D16 to D23 | - | - | ON | D16 to D23 / Hz* |
|  | SD0 to SD7 | D24 to D31 | - | - | ON | D24 to D31 / Hz* |
|  | SE0 to SE7 | A0 to A7 | - | - | - | Address out / "L" output |
|  | SF0 to SF7 | A8 to A15 | - | - | - | Address out / "L" output |
|  | SG0 to SG7 | A16 to A23 | - | - | - | Address out/ "L" output |
|  | - |  |  |  |  |  |
|  | SH2 | SMCBE0n | - | - | - | SMCBEOn out / "H" output |
|  | SK5 | SMCBE1n | - | - | - | SMCBE1n out / "H" output |
|  | SK6 | SMCBE2n | - | - | - | SMCBE2n out / "H" output |
|  | SK7 | SMCBE3n | - | - | - | SMCBE3n out / "H" output |
|  | SH3 | SMCCSOn | - | - | - | SMCCSOn out / "H" output |
|  | SH4 | SMCCS1n | - | - | - | SMCCS1n out / "H" output |
|  | - |  |  |  |  |  |
|  | - |  |  |  |  |  |
|  | SH7 | DMCCSn | - | - | - | DMCCSn out / "H" output |
|  | SJ0 | SMCOEn | - | - | - | SMCOEn out / "H" output |
|  | SJ1 | DMCWEn | - | - | - | DMCWEn out / "H" output |
|  | SJ2 | DMCRASn | - | - | - | DMCRASn out / "H" output |
|  | SJ3 | DMCCASn | - | - | - | DMCCASn out / "H" output |
|  | SJ4 | DMCBAO | - | - | - | DMCBAOn out / "L" output |
|  | SJ5 | DMCBA1 | - | - | - | DMCBA1n out / "L" output |
|  | SJ6 | DMCCKE | - | - | - | DMCCKEn out / "H" output |
|  | - |  |  |  |  |  |
|  | SKO | DMCSDQM0 | DMCDDM0 | - | - | When SELMEMC = 0 <br> DMCSDQM0 out / "L" output When SELMEMC = 1 <br> DMCDDM0 out / "L" output |
|  | SK1 | DMCSDQM1 | DMCDDM1 | - | - | When SELMEMC $=0$ <br> DMCSDQM1 out / "L" output When SELMEMC = 1 <br> DMCDDM1 out / "L" output |
|  | SK2 | DMCSDQM2 | - | - | - | When SELMEMC = 0 <br> DMCSDQM2 out / "L" output <br> When SELMEMC = 1 <br> Invalid signal// "L" output |
|  | SK3 | DMCSDQM3 | - | - | - | When SELMEMC $=0$ <br> DMCSDQM3 out / "L" output <br> When SELMEMC = 1 <br> Invalid signal/ "L" output |
|  | SK4 | SMCWEn | - | - | - | SMCWEn out / "H" output |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."
Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally. The data bus pins (SA0-SA7, SB0-SB7, SC0-SC7, SD0-SD7) are always enabled as inputs. These pins must be tied externally (pulled up/down, etc.) to prevent flow-through current.

Pin Functions and Initial Values Arranged by Type of Power Supply - 2 (DVCCM)

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial value after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVCCM | SLO | DMCSCLK | DMCDCLKP | - | - | When SELMEMC $=0$ <br> DMCSCLK out / CLK output <br> When SELMEMC = 1 <br> DMCDCLKP out / CLK output |
|  | SL1 | DMCDCLKN | - | - | - | When SELMEMC $=0$ <br> Invalid signal/ "H" output <br> When SELMEMC = 1 <br> DMCDCLKN out /Inverted CLK output |
|  | SL2 | DMCAP | - | - | - | DMCAP out / "L" output |
|  | - |  |  |  |  |  |
|  | SL4 | DMCDDQS0 | - | - | ON | DMCDDQSO / Hz* |
|  | SL5 | DMCDDQS1 | - | - | ON | DMCDDQS1 / Hz* |
|  | SL6 | DMCCLKIN | - | - | ON | DMCCLKIN input / Hz |
|  | - |  |  |  |  |  |
|  | PRO | RESETOUTn | - | - | - | RESETOUTn output / <br> During reset: "L" output <br> After reset: "H" output |
|  | PR1 | FCOUT | OFDOUTn | - | - | OFDOUTn out / "H" output |
|  | PR2 | INTH | - | - | ON | INTH Input / Hz |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."
Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally. When DDR SDRAM is used, the DQS signals (DMCDDQSO, DMCDDQS1) are always enabled as inputs. These pins must be tied externally (pulled up/down, etc.) to prevent flow-through current.

Pin Functions and Initial Values Arranged by Type of Power Supply - 3 (DVCC3IO)

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial state after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVCC3IO | SM2 | XT1 | - | - | - | Oscillating |
|  | SM3 | XT2 | - | - | - | Oscillating |
|  | SM4 | RESETn | - | PU | ON | RESETn input / "H" output |
|  | - |  |  |  |  |  |
|  | SM6 | AMO | - | - | ON | AM0 input / Hz |
|  | SM7 | AM1 | - | - | ON | AM1 input / Hz |
|  | SNO | SELMEMC | - | - | ON | SELMEMC input / Hz |
|  | SN1 | SELDVCCM | - | - | ON | SELDVCCM input / Hz |
|  | SN2 | SELJTAG | - | - | ON | SELJTAG input / Hz |
|  | SP0 | TCK | - | - | ON | TCK input / Hz |
|  | SP1 | TMS | - | - | ON | TMS input/ Hz |
|  | SP2 | TDI | - | - | ON | TDI input / Hz |
|  | SP3 | TRSTn | - | - | ON | TRSTn input / Hz |
|  | SP4 | RTCK | - | - | - | RTCK out / CLK output |
|  | SP5 | TDO | - | - | - | TDO out / TDO output |
|  | PA0 to PA3 | KIO to KI3 | - | PU | ON | PA0 to PA3 input / "H" Output |
|  | PB0 to PB3 | KO0 to KO3 | LCLxx | - | - | PB0 to PB3 out / "H" Output |
|  | PC2 | PWE | - | - | - | PWE out / "H" Output |
|  | PC3 | MLDALM | PWM0OUT | - | - | PC3 out / "H" Output |
|  | PC4 | FSOUT | PWM2OUT | - | - | PC4 out / "L" Output |
|  | PC6 | I2C0CL | USBPON | - | ON | PC6 input / Hz |
|  | PC7 | I2CODA | $\begin{gathered} \text { INT9 } \\ \text { USBOCn } \end{gathered}$ | - | ON | PC7 input / Hz |
|  | PF6 | I2C1CL | U2TXD | - | ON | PF6 input / Hz |
|  | PF7 | I2C1DA | $\begin{aligned} & \text { INTC } \\ & \text { U2RXD } \end{aligned}$ | - | ON | PF7 input / Hz |
|  | PG0 | SDCODAT0 | - | - | ON | PG0 input / Hz |
|  | PG1 | SDC0DAT1 | - | - | ON | PG1 input / Hz |
|  | PG2 | SDCODAT2 | - | - | ON | PG2 input / Hz |
|  | PG3 | SDCODAT3 | - | - | ON | PG3 input / Hz |
|  | PG4 | SDC0CMD | - | - | ON | PG4 input / Hz |
|  | PG5 | SDCOWP | - | - | ON | PG5 input / Hz |
|  | PG6 | SDCOCD | - | - | ON | PG6 input / Hz |
|  | PG7 | SDC0CLK | - | - | ON | PG7 input / Hz |
|  | PLO | I2S0WS | SP1FSS | - | ON | PLO input / Hz |
|  | PL1 | I2S0CLK | SP1CLK | - | ON | PL1 input / Hz |
|  | PL2 | I2SODATI | SP1DO | - | ON | PL2 input / Hz |
|  | PL3 | I2SOMCLK | SP1DI | - | ON | PL3 input / Hz |
|  | PL4 | I2SSCLK | - | - | ON | PL4 input / Hz |
|  | PM0 | I2S1WS | - | - | ON | PMO input / Hz |
|  | PM1 | I2S1CLK | - | - | ON | PM1 input / Hz |
|  | PM2 | I2S1DATO | - | - | ON | PM2 input / Hz |
|  | PM3 | I2S1MCLK | - | - | ON | PM3 input / Hz |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."
Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally.

Pin Functions and Initial Values Arranged by Type of Power Supply - 4 (DVCC3IO)

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial state after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVCC3IO | PN0 | UOTXD | SIROOUT | - | ON | PNO input / Hz |
|  | PN1 | UORXD | SIROIN | - | ON | PN1 input / Hz |
|  | PN2 | U0CTSn | - | - | ON | PN2 input / Hz |
|  | PN3 | U0DCDn | - | - | ON | PN3 input / Hz |
|  | PN4 | UODSRn | INTD | - | ON | PN4 input / Hz |
|  | PN5 | UORIn | INTE | - | ON | PN5 input / Hz |
|  | PN6 | UODTRn | INTF | - | ON | PN6 input / Hz |
|  | PN7 | UORTSn | INTG | - | ON | PN7 input / Hz |
|  | PT0 | SPOFSS | - | - | ON | PT0 input / Hz |
|  | PT1 | SPOCLK | - | - | ON | PT1 input / Hz |
|  | PT2 | SPODO | - | - | ON | PT2 input / Hz |
|  | PT3 | SPODI | - | - | ON | PT3 input / Hz |
|  | PT4 | U1TXD | - | - | ON | PT4 input / Hz |
|  | PT5 | U1RXD | - | - | ON | PT5 input / Hz |
|  | PT6 | U1CTSn | - | - | ON | PT6 input / Hz |
|  | PT7 | X1USB |  | - | ON | PT7 input / Hz |
|  | PU0 to PU7 | NDD0 to NDD7 | LD0 to LD7 | - | ON | PU0 to PU7 / Hz |
|  | PV0 | NDREn | LD8 | - | ON | PV0 input / Hz |
|  | PV1 | NDWEn | LD9 | - | ON | PV1 input / Hz |
|  | PV2 | NDALE | LD10 | - | ON | PV2 input / Hz |
|  | PV3 | NDCLE | LD11 | - | ON | PV3 input / Hz |
|  | PV4 | NDCE0n | LD12 | - | ON | PV4 input / Hz |
|  | PV5 | NDCE1n | LD13 | - | ON | PV5 input / Hz |
|  | PV6 | NDRB | LD14 | - | ON | PV6 input / Hz |
|  | PV7 | - | LD15 | - | ON | PV7 input / Hz |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."
Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally. When NAND Flash memory is used, the PV4(NDCEOn), PV5(NDCE1n) and other signals must be tied externally (pulled up/down, etc.) to prevent flow-through current.

Pin Functions and Initial Values Arranged by Type of Power Supply - 6 (DVCC3LCD)

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial value after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVCC3LCD | ST0 to ST7 | LD0 to LD7 | - | - | - | LD0 to LD7 out / "L" output |
|  | SU0 | LCLCP | - | - | - | LCLCP out / "L" output |
|  | SU1 | LCLAC | - | - | - | LCLAC out / "L" output |
|  | SU3 | LCLFP | - | - | - | LCLFP out / "L" output |
|  | SU4 | LCLLP | - | - | - | LCLLP out / "L" output |
|  | PJ0 to PJ3 | LD8 to LD11 | - | - | ON | PJ0 to PJ3 input / Hz |
|  | PJ4 | LD12 | CMSPCK | - | ON | PJ4 input / Hz |
|  | PJ5 | LD13 | CMSHSY | - | ON | PJ5 input / Hz |
|  | PJ6 | LD14 | CMSHBK | - | ON | PJ6 input / Hz |
|  | PJ7 | LD15 | CMSVSY | - | ON | PJ7 input / Hz |
|  | PK0 to PK7 | LD16 to LD23 | CMSD0 to CMSD7 | - | ON | PK0 to PK7 input / Hz |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."

Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally.

Pin Functions and Initial Values Arranged by Type of Power Supply - 7 (AVCC3AD)

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial state after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVCC3AD | PD0 | ANO | - | - | - | OFF | AN0 input / Hz |
|  | PD1 | AN1 | - | - | - | OFF | AN1 input / Hz |
|  | PD2 | AN2 | - | - | - | OFF | AN2 input / Hz |
|  | PD3 | AN3 | - | - | - | OFF | AN3 input / Hz |
|  | PD4 | AN4 | MX | - | - | OFF | AN4 input / Hz |
|  | PD5 | AN5 | MY | - | - | OFF | AN5 input / Hz |
|  | PD6 | AN6 | PX | INTA(INTTSI) | PD* | ON | AN6 input / Hz |
|  | PD7 | AN7 | PY | INTB | - | ON | AN7 input / Hz |

Note 1: Pin names "SAO through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."
Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally.

Note 3: The pull-down resistor for PD6 is disabled after reset.

Pin Functions and Initial Values Arranged by Type of Power Supply - 8 (USB Device)

| Power supply to be used | Typical pin name | Alternative function | Alternative function | Pull up/down | Input <br> buffer | Initial value after reset function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVDD3C/T | SR0 | DDP | - | PD | ON | DP input / "L" output |
|  | SR1 | DDM | - | PD | ON | DM input / "L" output |
|  | SR3 | REXT | - | - | - | REXT input / Hz |
|  | SR4 | VSENS | - | - | - | VSENS input / Hz |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."

Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally. The D+ and D- signals for USB contain a pull-down resistor in PHY.

Pin Functions and Initial Values Arranged by Type of Power Supply - 9 (USB Host)

| Power supply <br> to be used | Typical pin name | Alternative <br> function | Alternative <br> function | Pull <br> up/down | Input <br> buffer | Initial value after reset <br> function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVCC3H | SN6 | HDP | - | - |  |  |
|  | SN7 | HDM | - | - |  |  |

Note 1: Pin names "SAO through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."

Pin Functions and Initial Values Arranged by Type of Power Supply - 10 (OSC)

| Power supply <br> to be used | Typical pin name | Alternative <br> function | Alternative <br> function | Pull <br> up/down | Input <br> buffer | Initial value after reset <br> function/pin state |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| DVCC1C | SM0 | X1 | - | - | - | Oscillating |
|  | SM1 | X2 | - | - | - | Oscillating |

Note 1: Pin names "SA0 through SA7, ..., and SU0 through SU4" are symbols used for convenience and are different from general-purpose port functions "PA0 through PA7, ..., and PV0 through PV7."

Note 2: When the "Input buffer" column shows "ON", the pin is enabled as an input in the initial state. If necessary, the pin should be processed externally.

## 3. Operational Description

This chapter provides a brief description of the CPU circuitry of the TMPA900CM.

### 3.1 CPU

This section describes the basic operations of the CPU of the TMPA900CM for each block.
Note that this document provides only an overview of the CPU block. Please contact ARM Holdings for details of the operation.

The TMPA900CM has a built-in 32-bit RISC processor ARM926EJ-S manufactured by ARM. The schematic diagram of the ARM926EJ-S core is shown below.


Figure 3.1.1 ARM926EJ-S core

The TMPA900CM does not contain the functions shown below.

1. Coprocessor I/F
2. Embedded ICE RT
3. TCM I/F
4. ETM $^{\text {TM }} \mathrm{I} / \mathrm{F}$

### 3.1.1 Reset Operation

Before resetting the TMPA900CM, make sure that the power supply voltage is within the operating range, oscillation from the internal oscillator is stable at 20 system clock cycles ( $0.8 \mu \mathrm{~s} @ \mathrm{X} 1=25 \mathrm{MHz}$ ) at least, and the RESETn input pin is pulled Low.

When the TMPA900CM is reset, the PLL stops, the PLL output is unselected, and the clock gear is set to TOP ( $1 / 1$ ).

The system clock therefore operates at $25 \mathrm{MHz}(\mathrm{X} 1=25 \mathrm{MHz})$.
If the reset instruction is accepted, the built-in I/O, I/O ports and other pins are initialized.

Reset the registers of the built-in I/O.
(Refer to the chapter on ports or on Pin, for reset values.)

Note 1: The IC has a built-in RAM, but its data may be lost due to the reset operation. Initialize data in the built-in RAM after the reset operation.
Note 2: Although this IC cuts off some of the power supplies (DVCC1A, DVCC1C, AVDD3Tx,AVDD3Cx,AVCC3H) to reduce standby current (PCM function), the reset operation may cause current penetration within the IC if it is executed while power to be cut off (DVCC1A, DVCC1C, AVDD3Tx, ADCC3Cx, AVCC3H) is not being supplied. Before executing the reset operation, make sure that the power supply to be cut off (DVCC1A, DVCC1C, AVDD3Tx, AVDD3Cx,AVCC3H) is sufficiently stable.

Although the original ARM926EJ-S allows selection of a vector location immediately after reset operation and endianness, they are already set as follows for this IC.

| Endian | Boot vector |
| :---: | :---: |
| Little endian | $0 \times 00000000$ |

### 3.1.2 Exceptions

The TMPA900CM includes 7 types of exception, and each of them has privileged processing mode.

| Exception | Address | Note |
| :--- | :--- | :--- |
| Reset | $0 \times 00000000$ |  |
| Undefined instruction execution | $0 \times 00000004$ |  |
| Software interrupt (SWI) instruction | $0 \times 00000008$ | It is used for operating system call. |
| Pre-fetch abort | $0 \times 0000000 \mathrm{C}$ | Instruction fetch memory abort |
| Data abort | $0 \times 00000010$ | Data access memory abort |
| IRQ | $0 \times 00000018$ | Normal interrupt |
| FIQ | $0 \times 0000001 \mathrm{C}$ | High-speed interrupt |

### 3.1.3 Multilayer AHB

The TMP900CM uses a multilayer AHB bus system with 7 layers.


### 3.2 JTAG Interface

### 3.2.1 Overview

The TMPA900CMXBG provides a boundary-scan interface that is compatible with Joint Test Action Group (JTAG) specifications and uses the industry-standard JTAG protocol (IEEE Standard 1149.1•1990 <Includes IEEE Standard 1449.1a•1993>).
This chapter describes the JTAG interface, with the descriptions of boundary scan and the pins and signals used by the interface.

1) JTAG standard version

IEEE Standard 1149.1•1990 (Includes IEEE Standard 1149.1a•1993)
2) JTAG instructions

Standard instructions (BYPASS, SAMPLE/PRELOAD, EXTEST)
HIGHZ instruction
CLAMP instruction
3) IDCODE

Not available
4) Pins excluded from boundary scan register (BSR)
a) Oscillator circuit pins (SM0-3)
b) USB pins (SR0-4,SN6,SN7)
c) JTAG control pins (SN2, SP0-5)
d) Power supply/GND pins (including VREFH, REFL)
e) $\mathrm{A} / \mathrm{D}$ pins (PD0-7)
f) Touch panel PX and PY pins (PD6, PD7)

### 3.2.2 Signal Summary and Connection Example

The JTAG interface signals are listed below.

- TDI JTAG serial data input
- TDO JTAG serial data output
- TMS JTAG test mode select
- TCK JTAG serial clock input
- TRSTn JTAG test reset input
- RTCK JTAG test feedback serial clock output
- SELJTAG ICE/JTAG test select input (compatible with the Enable signal) 0: ICE 1: JTAG

The TMPA900CM supports debugging by connecting the JTAG interface with a JTAG-compliant development tool.

For information about debugging, refer to the specification of the development tool used.


Note: In the case of not using JTAG Tool, fix the TRSTn pin to GND.
In the case of using JTAG Tool, Once set the TRSTn pin to "Low" level to reset the JTAG
Circuits, and then translate to "High" level.
Pull-up resistance is built in some JTAG Tools, the value of external pull-up resistance need to be considered according to the JTAG Tools.

| Mode Setting Pin | Operation mode |  |
| :---: | :--- | :---: |
| SELJTAG | Set this pin to 0 except for Boundary Scan Mode. <br> The TMPA900CM operates as regular Debug Mode. <br> Note: Debugging is not available if the internal BOOT is carried out with AM1 $=1$ and AM0 $=1$. |  |
| 0 | The TMPA900CM operates in Boundary Scan Mode |  |
| 1 |  |  |

Figure 3.2.1 Example of connection with a JTAG development tool

### 3.2.3 What Is Boundary Scan?

With the evolution of ever-denser integrated circuits (ICs), surface-mounted devices, double-sided component mounting on printed-circuit boards (PCBs), and set-in recesses, in-circuit tests that depend upon physical contact like the connection of the internal board and chip has become more and more difficult to use. The more ICs have become complex, the lager and more difficult the test program became.
As one of the solutions, boundary-scan circuits started to be developed. A boundary-scan circuit is a series of shift register cells placed between the pins and the internal circuitry of the IC to which the said pins are connected. Normally, these boundary-scan cells are bypassed; when the IC enters test mode, however, the scan cells can be directed by the test program to pass data along the shift register path and perform various diagnostic tests. To accomplish this, the tests use the six signals, TCK, TMS, TDI, TDO, RTCK and TRSTn.
The JTAG boundary-scan mechanism (hereinafter referred to as JTAG mechanism in the chapter) allows testing of the connections between the processor, the printed circuit board to which it is attached, and the other components on the circuit board.
The JTAG mechanism cannot test the processor alone.

### 3.2.4 JTAG Controller and Registers

The processor contains the following JTAG controller and registers:
Instruction register
Boundary scan register
Bypass register
Device identification register
Test Access Port (TAP) controller

JTAG basically operates to monitor the TMS input signal with the TAP controller state machine. When the monitoring starts, the TAP controller determines the test functionality to be implemented. This includes both loading the JTAG instruction register (IR) and beginning a serial data scan through a data register (DR), as shown in Table 3.2.1. As the data is scanned, the state of the TMS pin signals each new data word and indicates the end of the data stream. The data register is selected according to the contents of the instruction register.

### 3.2.5 Instruction Register

The JTAG instruction register includes four shift register-based cells. This register is used to select the test to be performed and/or the test data register to be accessed. As listed in Table 3.2.1, this instruction codes select either the boundary scan register or the bypass register.

Table 3.2.1 JTAG Instruction Register Bit Configuration

| Instruction code <br> (MSB to LSB) | Instruction | Selected data register |
| :---: | :---: | :---: |
| 0000 | EXTEST | Boundary scan register |
| 0001 | SAMPLE/PRELOAD | Boundary scan register |
| 0100 to 1110 | Reserved | Reserved |
| 0010 | HIGHZ | Bypass register |
| 0011 | CLAMP | Bypass register |
| 1111 | BYPASS | Bypass register |

Figure 3.2.2 shows the format of the instruction register.


Figure 3.2.2 Instruction register
The instruction code is shifted out to the instruction register from the LSB.


Figure 3.2.3 Instruction Register Shift Direction

The bypass register is 1 bit wide. When the TAP controller is in the Shift-DR (bypass) state, the data on the TDI pin is shifted into the bypass register, and the bypass register output shifts to the date out on the TDO output pin.

In essence, the bypass register is an alternative route which allows bypassing of board-level devices in the serial boundary-scan chain, which are not required for a specific test. The logical location of the bypass register in the boundary-scan chain is shown in Figure 3.2.4 .

Use of the bypass register speeds up access to the boundary scan register in the IC that remains active in the board-level test data path.


Figure 3.2.4 Bypass Register Operation

### 3.2.6 Boundary Scan Register

The boundary scan register provides all the inputs and outputs of the TMPA900CM processor except some analog outputs and control signals. The pins of the TMPA900CM allow any pattern to be driven by scanning the data into the boundary scan register in the Shift-DR state. Incoming data to the processor is examined by enabling the boundary scan register and shifting the data when the BSR is in the Capture-DR state.

The boundary scan register is a single, 231-bit-wide, shift register-based path containing cells connected to the input and output pads on the TMPA900CM.

The TDI input is loaded to the LSB of the boundary scan register. The MSB of the boundary scan register is shifted out on the TDO output.

### 3.2.7 Test Access Port (TAP)

The Test Access Port (TAP) consists of the five signal pins: TRSTn, TDI, TDO, TMS and TCK. These pins control a test by communicating the serial test data and instructions.

As Figure 3.2 .5 shows, data is serially scanned into one of the three registers (instruction register, bypass register or boundary scan register) on the TDI pin, or it is scanned out from one of these three registers on the TDO pin.

The TMS input controls the state transitions of the main TAP controller state machine. The TCK input is a special test clock that allows serial JTAG data to be shifted synchronously, independent of any chip-specific or system clocks.


Figure 3.2.5 JTAG Test Access Port

Data on the TDI and TMS pins are sampled on the rising edge of the TCK input clock signal. Data on the TDO pin changes on the falling edge of the TCK clock signal.

### 3.2.8 TAP Controller

The processor incorporates the 16 -state TAP controller stipulated in the IEEE JTAG specification.

### 3.2.9 Resetting the TAP Controller

The TAP controller state machine can be put into the Reset state by the following method.

Assertion of the TRSTn signal input (low) resets the TAP controller. After the processor reset state is released, keep the TMS input signal asserted through five consecutive rising edges of TCK input. Keeping TMS asserted maintains the Reset state.

### 3.2.10 State Transitions of the TAP Controller

The state transition diagram of the TAP controller is shown in Figure 3.2.6. Each arrow between states is labeled with a 1 or 0 , indicating the logic value of TMS that must be set up before the rising edge of TCK to cause the transition.


Figure 3.2.6 TAP Controller State Transition Diagram

The following paragraphs describe each of the controller states. The left column in Figure 3.2.6 is the data column, and the right column is the instruction column. The data column and instruction column reference the data register (DR) and the instruction register (IR), respectively.

- Test-Logic-Reset

When the TAP controller is in the Reset state, the device identification register is selected by default. The MSB of the boundary scan register is cleared to 0 which disables the outputs.

The TAP controller remains in this state while TMS is high. If TMS is held low while the TAP controller is in this state, then the controller moves to the Run-Test/Idle state.

- Run-Test/Idle

In the Run-Test/Idle state, the IC is put in test mode only when certain instructions such as a built-in self test (BIST) instruction are present. For instructions that do not cause any activities in this state, all test data registers selected by the current instruction retain their previous states.

The TAP controller remains in this state while TMS is held low. When TMS is held high, the controller moves to the Select-DR-Scan state.

- Select-DR-Scan

This is a temporary controller state. Here, the IC does not execute any specific functions.

If TMS is held low when the TAP controller is in this state, the controller moves to the Capture-DR state. If TMS is held high, the controller moves to the Select-IR-Scan state.

- Select-IR-Scan

This is a temporary controller state. Here, the IC does not execute any specific functions.

If TMS is held low when the TAP controller is in this state, the controller moves to the Capture-IR state. IF TMS is held high, the controller returns to the Test-Logic-Reset state.

- Capture-DR

In this state, if the test data register selected by the current instruction has parallel inputs, then data is parallel-loaded into the shift portion of the data register. If the test data register does not have parallel inputs, or if data needs not be loaded into the selected data register, then the data register retains its previous state.

If TMS is held low when the TAP controller is in this state, the controller moves to the Shift-DR state. If TMS is held high, the controller moves to the Exit 1-DR state.

- Shift-DR

In this controller state, the test data register connected between TDI and TDO shifts data out serially.

When the TAP controller is in this state, then it remains in the Shift-DR state if TMS is held low, or moves to the Exit 1-DR state if TMS is held high.

- Exit 1-DR

This is a temporary controller state.

If TMS is held low when the TAP controller is in this state, the controller moves to the Pause-DR state. If TMS is held high, the controller moves to the Update-DR state.

- Pause-DR

This state allows the shifting of the data register selected by the instruction register to be temporarily suspended. Both the instruction register and the data register retain their current states.

When the TAP controller is in this state, then it remains in the Pause-DR state if TMS is held low, or moves to the Exit $2-\mathrm{DR}$ state.

- Exit 2-DR

This is a temporary controller state.

When the TAP controller is in this state, it returns to the Shift-DR state if TMS is held low, or moves on to the Update-DR state if TMS is held high.

- Update-DR

In this state, data is latched, on the rising edge of TCK, onto the parallel outputs of the data registers from the shift register path. The data held at the parallel output does not change while data is shifted in the associated shift register path.

When the TAP controller is in this state, it moves to either the Run-Test/Idle state if TMS is held low, or the Select-DR-Scan state if TMS is held high.

- Capture-IR

In this state, data is parallel-loaded into the instruction register. The data to be loaded is 0001. The Capture-IR state is used for testing the instruction register. Faults in the instruction register, if any, may be detected by shifting out the loaded data.

When the TAP controller is in this state, it moves to either the Shift-IR state if TMS is held low, or the Exit 1-IR state if TMS is high.

- Shift-IR

In this state, the instruction register is connected between TDI and TDO and shifts the captured data toward its serial output on the rising edge of TCK.

When the TAP controller is in this state, it remains in the Shift-IR state if TMS is low, or moves to the Exit 1-IR state if TMS is high.

- Exit 1-IR

This is a temporary controller state.
When the TAP controller is in this state, it moves to either the Pause-IR state if TMS is held low, or the Update-IR state if TMS is held high.

- Pause-IR

This state allows the shifting of the instruction register to be temporarily suspended. Both the instruction register and the data register retain their current states.

When the TAP controller is in this state, it remains in the Pause-IR state if TMS is held low, or moves to the Exit 2-IR state if TMS is held high.

- Exit 2-IR

This is a temporary controller state.
When the TAP controller is in this state, it moves to either the Shift-IR state if TMS is held low, or the Update-IR state if TMS is held high.

- Update-IR

This state allows the instruction previously shifted into the instruction register to be output in parallel on the rising edge of TCK. Then it becomes the current instruction, setting a new operational mode.

When the TAP controller is in this state, it moves to either the Run-Test/Idle state if TMS is low, or the Select-DR-Scan state if TMS is high.

### 3.2.11 Boundary Scan Order

Table 3.2.2 shows the boundary scan order with respect to the processor signals.
TDI $\rightarrow 1$ (PC6) $\rightarrow 2($ PC7 $) \rightarrow \cdots \rightarrow 180$ (PC4) $\rightarrow 181$ (PC2) $\rightarrow$ TDO
Table 3.2.2 JTAG Scan Order of the TMPA900CM Processor Pins

| No. | Pin <br> Name | No. | Pin <br> Name | No. | Pin <br> Name | No. | Pin <br> Name | No. | Pin <br> Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TDI |  |  |  |  |  |  |  |  |
| 1 | PC6 | 41 | PT2 | 81 | SH2 | 121 | SK1 | 161 | PV4 |
| 2 | PC7 | 42 | PT5 | 82 | SJ1 | 122 | SD7 | 162 | PU1 |
| 3 | PF6 | 43 | PB3 | 83 | SD1 | 123 | SL0 | 163 | PL4 |
| 4 | PG3 | 44 | SM4 | 84 | SB0 | 124 | SL1 | 164 | PU5 |
| 5 | PG5 | 45 | PA2 | 85 | SJ6 | 125 | SK2 | 165 | PL2 |
| 6 | PG0 | 46 | PT3 | 86 | SC1 | 126 | SL6 | 166 | PV1 |
| 7 | PG4 | 47 | PAO | 87 | SA0 | 127 | SL5 | 167 | PU2 |
| 8 | PF7 | 48 | PT6 | 88 | SB1 | 128 | SK5 | 168 | PV5 |
| 9 | PG1 | 49 | PT0 | 89 | SD2 | 129 | SK3 | 169 | PU6 |
| 10 | PG6 | 50 | PA1 | 90 | SA1 | 130 | SL2 | 170 | PV2 |
| 11 | PG7 | 51 | PT4 | 91 | SH3 | 131 | SL4 | 171 | PU3 |
| 12 | PG2 | 52 | PT1 | 92 | SC2 | 132 | SE6 | 172 | PL1 |
| 13 | SU1 | 53 | PB1 | 93 | SB2 | 133 | SF4 | 173 | PU7 |
| 14 | SU0 | 54 | PA3 | 94 | SA2 | 134 | SE0 | 174 | PV6 |
| 15 | PK4 | 55 | PB0 | 95 | PR0 | 135 | SE7 | 175 | PV3 |
| 16 | PKO | 56 | PN0 | 96 | SD3 | 136 | SG1 | 176 | PL3 |
| 17 | PJ4 | 57 | PB2 | 97 | SC3 | 137 | SE1 | 177 | PC3 |
| 18 | PJ0 | 58 | PN5 | 98 | SB3 | 138 | SF5 | 178 | PLO |
| 19 | ST4 | 59 | PN1 | 99 | SA3 | 139 | SG5 | 179 | PV7 |
| 20 | ST0 | 60 | PN6 | 100 | SH4 | 140 | SF0 | 180 | PC4 |
| 21 | ST1 | 61 | PN2 | 101 | PR1 | 141 | SG2 | 181 | PC2 |
| 22 | ST5 | 62 | SM6 | 102 | SD4 | 142 | SE2 |  | TDO |
| 23 | PJ1 | 63 | SM7 | 103 | SC4 | 143 | SF6 |  |  |
| 24 | PJ5 | 64 | PT7 | 104 | SB4 | 144 | SK6 |  |  |
| 25 | PK1 | 65 | SNO | 105 | SA4 | 145 | SF1 |  |  |
| 26 | PK5 | 66 | SN1 | 106 | SA5 | 146 | SG6 |  |  |
| 27 | ST2 | 67 | PN3 | 107 | SB5 | 147 | SE3 |  |  |
| 28 | ST6 | 68 | PN7 | 108 | SC5 | 148 | SG3 |  |  |
| 29 | PJ2 | 69 | PN4 | 109 | SD5 | 149 | SF7 |  |  |
| 30 | PJ6 | 70 | PMO | 110 | PR2 | 150 | SF2 |  |  |
| 31 | PK2 | 71 | PM2 | 111 | SA6 | 151 | SE4 |  |  |
| 32 | ST3 | 72 | PM1 | 112 | SB6 | 152 | SK7 |  |  |
| 33 | ST7 | 73 | PM3 | 113 | SH7 | 153 | SG7 |  |  |
| 34 | PJ3 | 74 | SJ2 | 114 | SC6 | 154 | SG4 |  |  |
| 35 | PK6 | 75 | SJ4 | 115 | SA7 | 155 | SG0 |  |  |
| 36 | PJ7 | 76 | SD0 | 116 | SD6 | 156 | SF3 |  |  |
| 37 | PK3 | 77 | SJO | 117 | SB7 | 157 | SE5 |  |  |
| 38 | SU3 | 78 | SJ5 | 118 | SK0 | 158 | PU0 |  |  |
| 39 | PK7 | 79 | SJ3 | 119 | SC7 | 159 | PU4 |  |  |
| 40 | SU4 | 80 | SC0 | 120 | SK4 | 160 | PVO |  |  |

### 3.2.12 Instructions Supported by the JTAG Controller Cells

This section describes the instructions supported by the JTAG controller cells of the TMPA900CM.
(1) EXTEST instruction

The EXTEST instruction is used for external interconnect tests. The EXTEST instruction permits BSR cells at output pins to shift out test patterns in the Update-DR state and those at input pins to capture test results in the Capture-DR state.

Typically, before EXTEST is executed, the initialization pattern is shifted into the boundary scan register using the SAMPLE/PRELOAD instruction. If the boundary scan register is not reset, indeterminate data will be transferred in the Update-DR state and bus conflicts between ICs may occur. Figure 3.2 .7 shows data flow when the EXTEST instruction is selected.


Figure 3.2.7 Test Data Flow when the EXTEST Instruction is Selected

The following steps describe the basic test procedure of the external interconnect test.

1. Reset the TAP controller to the Test-Logic-Reset state.
2. Load the instruction register with the SAMPLE/PRELOAD instruction. This causes the boundary scan register to be connected between TDI and TDO.
3. Reset the boundary scan register by shifting certain data in.
4. Load the test pattern into the boundary scan register.
5. Load the instruction register with the EXTEST instruction.
6. Capture the data applied to the input pin into the boundary scan register.
7. Shift out the captured data while simultaneously shifting the next test pattern in.
8. Send out the test pattern in the boundary scan register at the output on the output pin.

Repeat steps 6 to 8 for each test pattern.
(2) SAMPLE/PRELOAD instruction

This instruction targets the boundary scan register between TDI and TDO. As its name implies, the SAMPLE/PRELOAD instruction provides two functions.

SAMPLE allows the input and output pads of an IC to be monitored. While it does so, it does not disconnect the system logic from the IC pins. SAMPLE is executed in the Capture-DR state. It is mainly used to capture the values of the IC's I/O pins on the rising edge of TCK during normal operation. Figure 3.2.8 shows the flow of data for the SAMPLE phase of the SAMPLE/PRELOAD instruction.


Figure 3.2.8 Test Data Flow while the SAMPLE is Selected

PRELOAD allows the boundary scan register to be reset before any other instruction is selected. For example, prior to selection of the EXTEST instruction, PRELOAD is used to load reset data into the boundary scan register. PRELOAD permits data shifting of the boundary scan register without interfering with the normal operation of the system logic. Figure 3.2.9 shows the data flow for the PRELOAD phase of the SAMPLE/PRELOAD instruction.


Figure 3.2.9 Test Data Flow while PRELOAD is Selected
(3) BYPASS instruction

This instruction targets the bypass register between JTDI and JTDO. The bypass register provides the shortest serial path that bypasses the IC (between JTDI and JTDO) when the test does not require control or monitoring of the IC. The BYPASS instruction does not cause interference in the normal operation of the on-chip system logic. Figure 3.2.10 shows the data flow through the bypass register when the BYPASS instruction is selected.


Figure 3.2.10 Test Data Flow when the BYPASS Instruction is Selected

## (4) CLAMP instruction

The CLAMP instruction outputs the value that boundary scan register is programmed according to the PRELOAD instruction, and execute Bypass operation.

The CLAMP instruction selects the bypass register between TDI and TDO.
(5) HIGHZ instruction

The HIGHZ instruction disables the output of the internal logical circuits. When the HIGHZ instruction is executed, it places the 3 -state output pins in the high-impedance state.

The HIGHZ instruction also selects the bypass register between TDI and TDO.

- Notes

This section describes the cautions of the JTAG boundary-scan operations specific to the processor.

1) The JTAG circuit can be released from the reset state by either of the following two methods:

- Assert TRSTn, initialize the JTAG circuit, and then deassert TRSTn.
- Supply the TCK signal for 5 or more clock pulses to TCK while pulling the TMS pin High.


### 3.3 Memory Map

The memory map of TMPA900CM is as follows:

Table 3.3.1 Outline of access to internal area

| Item | Outline of access |  |
| :---: | :---: | :---: |
| CPU address width | 32 bit |  |
| CPU data bus width | 32 bit |  |
| Internal operation frequency | Max 200MHz @ 0 to $70^{\circ} \mathrm{C}$ <br> Max $150 \mathrm{MHz} @-20$ to $85^{\circ} \mathrm{C}$ |  |
| Minimum bus cycle | 1-fclu clock access (5ns at 200 MHz ) |  |
| Internal RAM | 32-bit 1-HCLK clock access |  |
| Internal Boot ROM | 32-bit 1-HCLK clock access |  |
| Internal I/O | 32-bit,1-HCLK clock access | LCDC, LCDDA, INTC, DMAC, USB Device, USB Host, $I^{2} \mathrm{~S}$, NANDFC, SDHC, SSP,CMSIF,MPMC |
|  | 32-bit,2-PCLK clock access | A/D C, TSI, Timer/PWM, PMC, $I^{2}$ C, UART, RTC, WDT, System C, PLL CG, GPIO |


| Start Address | Activation of the internal BOOT ROM |  | Activation of external memory |
| :---: | :---: | :---: | :---: |
| 0x0000_0000 |  | Remap area (8KB) |  |
| 0x0000_2000 |  |  | SMCCSOn |
| 0x0000_4000 | SMCCSOn | External area ( 15.8 MB ) |  |
| 0x0100_0000 | Unused area | External area (496MB | Unused area |
| 0x2000_0000 | Unused area | External area (16MB) | Unused area |
| 0x2100_0000 | SMCCS0n | External area (496MB) | SMCCSOn |
| 0x4000_0000 | DMCCSn | External area (512MB) | DMCCSn |
| 0x6000_0000 | SMCCS1n | External area (512MB) | SMCCS1n |
| 0x8000_0000 | Unused area | External area (512MB) | Unused area |
| 0xA000_0000 | Unused area | External area (512MB) | Unused area |
| 0xC000_0000 | Unused area | External area (512MB) | Unused area |
| 0xE000_0000 | Unused area | External area (256MB) | Unused area |
| 0xF000_0000 | Internal IO-0 (APB) : 1MB |  | Internal IO-0 (APB) : 1MB |
| 0xF010_0000 | Unused area |  | Unused area |
| 0xF080_0000 | Internal IO-1 (APB Port1/2) : 1MB |  | Internal IO-1 (APB Port1/2) : 1MB |
| 0xF090_0000 | Internal IO-2 (APB Port2/2) : 1MB |  | Internal IO-2 (APB Port2/2) : 1MB |
| 0xFOAO_0000 | Unused area | (128MB) | Unused area |
| 0xF200_0000 | Internal IO-3 (AHB+APB) : 16MB |  | Internal IO-3 (AHB+APB) : 16MB |
| 0xF300_0000 | Unused area |  | Unused area |
| 0xF400_0000 | Internal IO-4 (AHB) : 16MB |  | Internal IO-4 (AHB) : 16MB |
| 0xF600_0000 | Unused area |  | Unused area |
| 0xF800_0000 | Unused area |  | Unused area |
| 0xF800_2000 | Internal RAM-3 : 8KB(Remap) |  | Internal RAM-3 : 8KB(Remap) |
| 0xF800_4000 | Internal RAM-0 : 16KB |  | Internal RAM-0 : 16KB |
| 0xF800_8000 | Internal RAM-1 : 8KB | (128MB) | Internal RAM-1 : 8KB |
| 0xF800_A000 | Unused area |  | Unused area |
| 0xF801_0000 | Unused area |  | Unused area |

0xFFFF_FFFF

Note1: Space between 0x0000_0000 and 0x0000_1FFF (8KB) is a Remap area, and the Internal RAM3 area will be accessed when Remap is set to Remap_ON (access to F8000_2000 also leads to the RAM3 area).
Note2: Access to unused area is prohibited.
Figure 3.3.1 Memory map (Details of start mode, external areas and internal area)

| Address | Activation of the internal BOOT ROM |  | Bus Master and Slave connection Access available, $\times$ : Access unavailable <br> - : Don't access |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CPU(D) | CPU(1) | LCDC | LCDDA | DMA1 | DMA2 | USB |
|  |  |  | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| 0x0000_0000 | Internal ROM : 8KB+ 8KB | Remap area (8KB) | O | $\bigcirc$ | $\times$ | $\times$ | 0 | 0 | $\times$ |
| 0x0000_2000 |  |  |  |  |  |  |  |  |  |
| 0x0000_4000 | SMCCSOn | External area (15.8MB) | 0 | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ |
| 0x0100_0000 | Unused area | External area (496MB) | - |  |  |  |  |  |  |
| 0x2000_0000 | Unused area | External area (16MB) | - |  |  |  |  |  |  |
| 0x2100_0000 | SMCCSOn | External area (496MB) | 0 | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ |
| 0x4000_0000 | DMCCSn | External area (512MB) | 0 | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ |
| 0x8000_0000 | SMCCS1n | External area (512MB) | 0 | 0 | 0 | 0 | 0 | 0 | O |
|  | Unused area | External area (512MB) | - |  |  |  |  |  |  |
| 0xA000_0000 | Unused area | External area (512MB) | - |  |  |  |  |  |  |
| 0xC000_0000 | Unused area | External area (512MB) | - |  |  |  |  |  |  |
| 0xE000_0000 | Unused area | External area (256MB) | - |  |  |  |  |  |  |
| OxF000_0000 | Internal IO-0 (APB) : 1MB | Internal I/O area <br> (128MB) | Please refer to next page. |  |  |  |  |  |  |
| 0xF010_0000 | Unused area |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OxF080_0000 | Internal IO-1 (APB Port1/2) : 1 MB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OxF090_0000 | Internal IO-2 (APB Port2/2) : 1MB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OxFOAO_0000 | Unused area |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OxF200_0000 | Internal IO-3 (AHB+APB) : 16 MB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OxF300_0000 | Unused area |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xF400_0000 | Internal IO-4 (AHB) : 16MB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xF600_0000 | Unused area |  | - |  |  |  |  |  |  |
| 0xF800_0000 | Unused area | Internal memory area(128MB) | - |  |  |  |  |  |  |
| 0xF800_2000 | Internal RAM-3 : 8KB(Remap) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0xF800_4000 | Internal RAM-0 : 16KB <br> Dual port RAM share with LCDDA |  | 0 | 0 | 0 | 0 | O | O | O |
| 0xF800_8000 | Internal RAM-1 : 8KB share with USB Host |  | 0 | 0 | O | 0 | 0 | 0 | O |
| OxF800_A000 | Unused area |  |  |  |  | - |  |  |  |
| 0xF801_0000 | Unused area |  |  |  |  | - |  |  |  |

0xFFFF_FFFF

Note: USB Host can access the area of 0xF800_8000 to 0xF800_9FFF only.
Figure 3.3.2 Memory map (details of start mode and Bus Master and Slave connection)

| Start address | End address | Details of Internal IO |  | Accessible Master |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0xF000_0000 | 0xF000_OFFF | $\begin{aligned} & \text { Internal IO } \\ & \text { (APB) } \\ & \text { 1MB } \end{aligned}$ | SysCtrl | M1(CPU Data) | Internal IO area |
| OxF001_0000 | 0xF001_OFFF |  | WDT |  |  |
| 0xF002_0000 | 0xF002_0FFF |  | PMC |  |  |
| 0xF003_0000 | 0xF003_0FFF |  | RTC/Melody |  |  |
| 0xF004_0000 | 0xF004_OFFF |  | Timer01/PWM |  |  |
| 0xF004_1000 | 0xF004_1FFF |  | Timer23/PWM |  |  |
| OxF004_2000 | 0xF004_2FFF |  | Timer45 |  |  |
| 0xF005_0000 | 0xF005_OFFF |  | PLLCG |  |  |
| 0xF006_0000 | 0xF006_0FFF |  | TSI |  |  |
| 0xF007_0000 | 0xF007_0FFF |  | $\mathrm{I}^{2} \mathrm{C} 0$ |  |  |
| 0xF007_1000 | 0xF007_1FFF |  | $I^{2} \mathrm{C} 1$ |  |  |
| 0xF008_0000 | 0xF008_0FFF |  | ADC |  |  |
| 0xF009_0000 | 0xF009_OFFF |  | OFD |  |  |
| 0xF00A_0000 | 0xF00A_OFFF |  | EBI |  |  |
| 0xF00B_0000 | 0xF00B_OFFF |  | LCDOP |  |  |
| 0xF080_0000 | 0xF080_FFFF | $\begin{aligned} & \text { Internal IO } \\ & \text { (APB) } 1 \mathrm{MB} \\ & \hline \end{aligned}$ | PORT | M1(CPU Data) |  |
| 0xF200_0000 | 0xF200_1FFF | $\begin{gathered} \text { Internal IO } \\ \text { (AHB+APB) } \\ 16 \mathrm{MB} \end{gathered}$ | UART0,1 note2) | M1(CPU Data) <br> M5(DMAC1) <br> M6(DMAC2) |  |
| OxF200_2000 | 0xF200_3FFF |  | SSP |  |  |
| 0xF200_4000 | 0xF200_4FFF |  | UART2 |  |  |
| 0xF201_0000 | 0xF201_OFFF |  | NANDFC |  |  |
| OxF202_0000 | 0xF202_0FFF |  | CMOS_IS_IF |  |  |
| 0xF203_0000 | 0xF203_OFFF |  | SDHostCtrl |  |  |
| 0xF204_0000 | 0xF204_OFFF |  | $I^{2} \mathrm{~S}$ |  |  |
| OxF205_0000 | 0xF205_0FFF |  | LCDDA |  |  |
| 0xF400_0000 | 0xF400_0FFF | $\begin{aligned} & \text { Internal IO } \\ & \text { (AHB) } \\ & 16 M B \end{aligned}$ | INTC | M1(CPU Data) |  |
| 0xF410_0000 | 0xF410_0FFF |  | DMAC |  |  |
| 0xF420_0000 | 0xF420_0FFF |  | LCDC |  |  |
| OxF430_0000 | 0xF430_0FFF |  | MPMC0 |  |  |
| OxF431_0000 | 0xF431_0FFF |  | MPMC1 |  |  |
| 0xF440_0000 | 0xF440_0FFF |  | USB Device |  |  |
| 0xF450_0000 | 0xF450_F000 |  | USB Host |  |  |

Note1: Addresses that are assigned to the above table are Reserved areas. Reserved addresses must not access.
Note2: UART1 don't support DMA Function.

Figure 3.3.3 Memory map (details of internal registers)

### 3.3.1 Boot mode

A few boot modes are available for choice to this microprocessor depending on the external pin setting.

1. Boot memory setting

| Mode setting pin |  |  | Operation mode |
| :---: | :---: | :---: | :---: |
| RESETn | AM1 | AMO |  |
|  | 0 | 1 | Start from the external 16-bit NOR Flash memory (Internal BOOT_TOM cannot be seen) |
|  | 1 | 0 | Start from the external 32-bit NOR Flash memory (Internal BOOT_TOM cannot be seen) |
|  |  |  | BOOT (start from the Internal boot ROM) |
|  | 1 | 1 | BOOT (start from the Internal boot ROM) |
|  | 0 | 0 | TEST (this setting cannot be used) |

2. External memory voltage setting (Except NANDF)

| Mode setting pin | Operation mode |
| :---: | :--- |
| SELVCCM |  |
| 0 | Memory-related control pins operate at $1.8 \pm 0.1 \mathrm{~V}$ (DVCCM) |
| 1 | Memory-related control pins operate at $3.3 \pm 0.3 \mathrm{~V}$ (DVCCM) |

3. External memory controller setting

| Mode setting pin | Operation mode |
| :---: | :--- |
| SELMEMC |  |
| 0 | Only the SDR (Single Data Rate) and Mobile SDR types of SDRAM can be used. |
| 1 | Only the Mobile DDR (Mobile Double Data Rate) type of SDRAM can be used. |

4. JTAG pin setting

| Mode setting pin | Operation mode |
| :---: | :---: |
| SELJTAG |  |
| 0 | Set " 0 " to this pin except Boundary Scan Mode. <br> This setting can be used as regular Debug Mode <br> Note: Debugging cannot be carried out during internal BOOT with AM1 $=1$ and $A M 0=1$. |
| 1 | This setting can be used as Boundary Scan Mode |

### 3.4 System Controller

### 3.4.1 Remapping function

Using the remapping function, this LSI can access the 8K-byte area of the built-in RAM from two memory areas (0x0000_0000 to 0x0000_1FFF and 0xF800_2000 to 0xF800_3FFF).

It turns on the Remapping function by writing Remap<REMAP>.


Note: The Remap ON status is activated by the register setting, but it can only be deactivated by resetting the system or canceling it in the PCM status.

Figure 3.4.1 Transition of the memory space status


Note: Space between $0 \times 0000 \_0000$ and $0 \times 0000 \_1$ 1FFF ( 8 KB ) is a Remap area, and the built-in RAM3 area will be accessed when Remap is set to Remap_ON (access to 0xF8000_2000 also leads to the RAM3 area).

Figure 3.4.2 Memory map (details of boot mode and external areas)

### 3.4.2 Register Descriptions

The system controller has the following register.

Base address $=0$ F000_0000

| Register <br> Name | Address <br> (base+) |  | Description |
| :--- | :---: | :--- | :--- |
| Remap | $0 \times 0004$ | Reset memory map (REMAP) |  |

1. Remap Register

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Explanation]
a. <REMAP>

It is the register that enables the REMAP function.
By writing arbitrary data, the built-in RAM3 can be accessed from the beginning of the memory map. Setting the register cannot turn off the remap status (to restore the initial status).

### 3.5 Clock Controller

### 3.5.1 Overview

The clock controller is a circuit that controls the clock for the overall MCU. It has the following features:
a. By using a clock multiplication circuit (PLL), the clock controller supplies a clock of up to 200 MHz to the CPU. As a multiplied figure, x1, x6, or x8 can be dynamically selected.
b. The clock gear contributes to reduction of the consumption current.
c. Writing to registers inside the clock controller is prohibited.

Transition of clock operation modes is as follows:


Figure 3.5.1 Clock mode status transition

Note1: About PCM mode, please refer to chapter 26 (Power Management Circuit).

Block Diagrams


Clock frequency input from the X 1 and X 2 pins is defined as fosch, clock frequency input from the XT1 and XT2 pins is defined as $\mathrm{f}_{\mathrm{s}}$, and the clock selected in SYSCR1[GEAR2:0](GEAR2:0) is defined as clock $\mathrm{f}_{\text {FCLK }}$ for the CPU core. For peripheral IPs connected to the AHB bus, a clock obtained by dividing $\mathrm{f}_{\text {FCLK }}$ by 2 is defined as fHCLK (Signal name: HCLK). For peripheral IPs connected to the APB bus, a clock obtained by dividing $\mathrm{f}_{\text {FCLK }}$ by 2 is defined as $\mathrm{f}_{\text {PCLK }}$ (Signal name: PCLK)

Also, two types of clock, for DRAM and for SRAM/NORF respectively, are input in the memory controller, and as a SRAM/NORF clock, $f_{\text {HCLK }}$ or a clock obtained by dividing $f_{\text {HCLK }}$ by 2 can be selected (Please refer to MPMC section).

Clock constraints are defined below. Select a clock that meets these criteria for intended applications.

Table 3.5.1 Clock constraints @ $\mathrm{Ta}=0$ to $70^{\circ} \mathrm{C}$

|  | Lowest <br> frequency | Highest <br> frequency | Notes |
| :--- | :---: | :---: | :--- |
| (a) fosch <br> (High speed oscillator frequency) | 10 MHz | 27 MHz |  |
| (b) ffLL <br> (PLL output frequency) | 60 MHz | 200 MHz |  |
| (c) frcLk <br> (Frequency for the CPU) | 1.25 MHz | 200 MHz |  |
| (d) fusB <br> (Frequency for the USB) | 24 MHz | 24 MHz | Accuracy of $24 \mathrm{MHz} \pm 100$ ppm is required. |
| (e) fuSB <br> (Frequency for the USB) | 48 MHz | 48 MHz | Accuracy of $48 \mathrm{MHz} \pm 100$ ppm is required. |
| (f) $\mathrm{f}_{\mathrm{S}}$ <br> (Low speed oscillator frequency) | 30 kHz | 34 kHz |  |

Table 3.5.2 Clock constraints @ Ta $=-20$ to $85^{\circ} \mathrm{C}$

|  | Lowest frequency | Highest frequency | Notes |
| :---: | :---: | :---: | :---: |
| (b) $\mathrm{f}_{\mathrm{OSCH}}$ <br> (High speed oscillator frequency) | 10 MHz | 27 MHz |  |
| (b) $\mathrm{f}_{\mathrm{PLL}}$ <br> (PLL output frequency) | 60 MHz | 150 MHz |  |
| (c) $f_{\text {FCLK }}$ (Frequency for the CPU) | 1.25 MHz | 150 MHz |  |
| (d) fuSB <br> (Frequency for the USB) | 24 MHz | 24 MHz | Accuracy of $24 \mathrm{MHz} \pm 100 \mathrm{ppm}$ is required. |
| (e) fusb <br> (Frequency for the USB) | 48 MHz | 48MHz | Accuracy of $48 \mathrm{MHz} \pm 100 \mathrm{ppm}$ is required. |
| (f) $f_{S}$ <br> (Low speed oscillator frequency) | 30 kHz | 34 kHz |  |

The table below shows the examples of recommended uses that meet the criteria listed above.

Table 3.5.3 Examples of recommended uses @ 0 to $70^{\circ} \mathrm{C}$

|  | High speed <br> oscillation: <br> foSCH | PLL output <br> clock: <br> $f_{\text {fLL }}$ | Clock for <br> CPU: <br> $f_{\text {FCLK }}$ | Clock for <br> USB: <br> fuSB |
| :--- | :---: | :---: | :---: | :---: |
| (1) USB required, <br> Maximum CPU: 192 MHz | 24 MHz | Maximum of 192 MHz | Maximum of 192 MHz | $24 \mathrm{MHz} / 48 \mathrm{MHz}$ |
| (2) USB required, <br> Maximum CPU: 200 MHz | 25 MHz | Maximum of 200 MHz | Maximum of 200 MHz | $24 \mathrm{MHz} / 48 \mathrm{MHz}$ <br> (Input from the <br> X1USB pin is <br> required) |
| (3) USB not required <br> Maximum CPU: 200 MHz | 25 MHz | Maximum of 200 MHz | Maximum of 200 MHz | - |

Table 3.5.4 Examples of recommended uses @ -20 to $85^{\circ} \mathrm{C}$

|  | High speed <br> oscillation: <br> fosch | PLL output <br> clock: <br> $f_{\text {fLL }}$ | Clock for <br> CPU: <br> $f_{\text {FCLK }}$ | Clock for <br> USB: <br> fUSB |
| :--- | :---: | :---: | :---: | :---: |
| (1) USB required, <br> Maximum CPU: 144 MHz | 24 MHz | Maximum of 144 MHz | Maximum of 144 MHz | $24 \mathrm{MHz} / 48 \mathrm{MHz}$ |
| (2) USB required, <br> Maximum CPU: 150 MHz | 25 MHz | Maximum of 150 MHz | Maximum of 150 MHz | $24 \mathrm{MHz} / 48 \mathrm{MHz}$ <br> (Input from the <br> XIUSB pin is <br> required) |
| (3) USB not required <br> Maximum CPU: 150 MHz | 25 MHz | Maximum of 150 MHz | Maximum of 150 MHz | - |

### 3.5.2 Operation Descriptions

### 3.5.2.1 Register Descriptions

The following lists the SFRs and their functions.

| Register <br> Name | Address <br> (base+) |  |
| :--- | :---: | :--- |
| SYSCR0 | $0 \times 000$ | System Control Register 0 |
| SYSCR1 | $0 \times 004$ | System Control Register 1 |
| SYSCR2 | $0 \times 008$ | System Control Register 2 |
| SYSCR3 | $0 \times 00 \mathrm{C}$ | System Control Register 3 |
| SYSCR4 | $0 \times 010$ | System Control Register 4 |
| SYSCR5 | $0 \times 014$ | System Control Register 5 |
| SYSCR6 | $0 \times 018$ | System Control Register 6 |
| SYSCR7 | $0 \times 01 C$ | System Control Register 7 |
| SYSCR8 | $0 \times 020$ | System Control Register 8 |
| Reserved | $0 \times 040$ | Reserved |
| Reserved | $0 \times 044$ | Reserved |
| Reserved | $0 \times 048$ | Reserved |
| Reserved | $0 \times 04 C$ | Reserved |
| Reserved | $0 \times 050$ | Reserved |
| CLKCR5 | $0 \times 054$ | Clock Control Register 5 |

1. SYSCRO (System Control Register 0)

Address $=\left(0 x F 005 \_0000\right)+(0 x 0000)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value |  |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 6]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[5]$ | Reserved | R/W | $0 y 1$ | Read undefined. Write as one. |
| $[4]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[3]$ | Reserved | R/W | $0 y 0$ | Read undefined. Write as zero. |
| $[2]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[1]$ | Reserved | R/W | 0y1 | Read undefined. Write as one. |
| $[0]$ | - | - | Undefined | Read undefined. Write as zero. |

2. SYSCR1 (System Control Register 1)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:3] | - | - | Undefined | Read undefined. Write as zero. |
| [2:0] | GEAR | R/W | Oy000 | Clock gear programming (fc) 0y000: fc <br> 0y001: fc/2 <br> 0y010: fc/4 <br> 0y011: fc/8 <br> 0y1xx: Reserved |

[Description]
a. <GEAR>

Programs the clock gear.
0y000: fc
0y001: fc/2
0y010: fc/4
0y011: fc/8
0y1xx: Reserved
3. SYSCR2 (System Control Register-2)

Address $=\left(0 x F 005 \_0000\right)+(0 x 0008)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7]$ | Reserved | R/W | $0 y 0$ | Read undefined. Write as zero. |
| $[6: 2]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[1]$ | FCSEL | R/W | $0 y 0$ | Selection of the PLL output clock <br> Oy0: fosch <br> Oy1: fPLL |
| $[0]$ | LUPFLAG | RO | $0 y 0$ | End flag of the PLL lockup counter <br> Read: Oy0: Not end <br> Oy1: End <br> Write: Invalid |

[Description]
a. <FCSEL>

Selects the clock to be output from the PLL.
0y0: fosch
0 y 1 : fpLL
b. <LUPFLAG>

Indicates the state of the PLL lock-up counter.
0y0: Not end
0y1: End
4. SYSCR3 (System Control Register 3)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |
| [7] | PLLON | R/W | OyO | PLL operation control 0y0: OFF <br> Oy1: ON |
| [6] | - | - | Undefined | Read undefined. Write as zero. |
| [5] | C2S | R/W | Oy1 | PLL constant value setting1 <br> Always write 0 |
| [4:0] | ND | R/W | $0 y 00111$ | PLL constant value setting 2 Oy00101 for x 6 , 0 y 00111 for x 8 |

[Description]
a. <PLLON>

Controls the operation of the PLL.
0y0: OFF
0y1: ON
b. $<\mathrm{C} 2 \mathrm{~S}>$

PLL constant value setting 1
1 is set as default. Rewrite it to 0 before use.
c. $<\mathrm{ND}>$

PLL constant value setting 2
0y0_0101 for x6, 0y0_0111 for x8
5. SYSCR4 (System Control Register 4)

Address = (0xF005_0000) + (0x010)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |  |  |  |
| [7:4] | RS | R/W | $0 y 0111$ | PLL constant value setting 3 |  |  |  |
|  |  |  |  | $\times 8$ |  | $\times 6$ |  |
|  |  |  |  | 140 MHz or more | Less than 140 MHz | $\begin{gathered} 140 \mathrm{MHz} \text { or } \\ \text { more } \end{gathered}$ | Less than <br> 140 MHz |
|  |  |  |  | Oy0110 | 0y1001 | Oy0110 | 0 y 0111 |
| [3:2] | IS | R/W | 0y10 | PLL constant value setting 4 Always write $0 y 01$ |  |  |  |
| [1:0] | FS | R/W | $0 y 01$ | PLL constant value setting 5 <br> $\times 8$ |  |  |  |
|  |  |  |  |  |  | $\times 6$ |  |
|  |  |  |  | $\begin{gathered} 140 \mathrm{MHz} \text { or } \\ \text { more } \\ \hline \end{gathered}$ | Less than 140 MHz | $\begin{aligned} & 140 \mathrm{MHz} \text { or } \\ & \text { more } \end{aligned}$ | Less than 140MHz |
|  |  |  |  | 0 y 01 | Oy10 | 0 y 01 | $0 y 10$ |

[Description]
a. $<\mathrm{RS}>$

PLL constant value setting 3
Program the following values according to PLL multiplying factor and frequency to be multiplied.
x 8

| 140 MHz or more: | $0 y 0110$ |
| :--- | :--- |
| Less than $140 \mathrm{MHz}:$ | $0 y 1001$ |
| 6 |  |
| 140 MHz or more: | $0 y 0110$ |
| Less than $140 \mathrm{MHz}:$ | $0 y 0111$ |

b. <IS>

PLL constant value setting 4
$0 y 10$ is set as default. Rewrite it to $0 y 01$ before use.
c. $<\mathrm{FS}>$

PLL constant value setting 5
Program the following values according to the PLL multiplying factor and frequency to be multiplied.
x 8
140 MHz or more: $0 y 01$
Less than $140 \mathrm{MHz}: \quad 0 y 10$
x 6
140 MHz or more: $0 y 01$
Less than $140 \mathrm{MHz}: \quad 0 y 10$
6. SYSCR5 (System Control Register 5)

Address $=\left(0 x F 005 \_0000\right)+(0 x 0014)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read undefined. |
| $[0]$ | PROTECT | RO | Oy0 | Protect Flag <br> Oy0: OFF <br> Oy1: ON |

[Description]
By setting a dual key to the SYSCR6 and SYSCR7 registers, protection (write operation to certain SFRs in the clock controller) can be activated or released.
[Dual key]
1st-KEY: Consecutive writing of 0x5A to SYSCR6 and 0xA5 to SYSCR7
2nd-KEY: Consecutive writing of 0xA5 to SYSCR6 and 0x5A to SYSCR7
The protection status can be checked by reading SYSCR5<PROTECT>.
Reset operation turns protection OFF. If write operation is executed to certain SFRs shown below while protection is ON , written data will be invalidated.
The SFRs:
SYSCR0, SYSCR1, SYSCR2, SYSCR3, SYSCR4, SYSCR5,
CLKCR5
7. SYSCR6 (System Control Register 6)

Address $=\left(0 x F 005 \_0000\right)+(0 \times 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | P-CODE0 | wo | $0 \times 00$ | Protect code setting-0 |

[Description]
a. $<\mathrm{P}-\mathrm{CODE} 0>$

Used to set the protect code 0 . (the value of 1 st-KEY and $2 \mathrm{nd}-\mathrm{KEY}$ )
8. SYSCR7 (System Control Register 7)

Address $=\left(0 x F 005 \_0000\right)+(0 \times 001 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | P-CODE1 | wo | $0 \times 00$ | Protect code setting-1 |

[Description]
a. $<\mathrm{P}-\mathrm{CODE} 1>$

Used to set the protect code 1. (the value of 1 st-KEY and 2 nd -KEY)
9. SYSCR8 (System Control Register 8)

$$
\text { Address }=\left(0 x F 005 \_0000\right)+(0 x 0020)
$$

| Bit | Bit Symbol | Type | Reset value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |
| [7:6] | - | - | Undefined | Read undefined. Write as zero. |
| [5:4] | USBD_CLKSEL | R/W | Oy00 | Clock selection for USB Device Controller: <br> 00 : fix to GND <br> 01 :1/2 clock of X1USB <br> 10 : clock of X1USB <br> 11 : clock of X1 |
| [3] | - | - | Undefined | Read undefined. Write as zero. |
| [2:0] | USBH_CLKSEL | R/W | Oy000 | Clock selection for USB host Controller <br> 000 : fix to GND <br> 001 : clock of X1USB <br> 010: $1 / 3 \mathrm{f}_{\mathrm{PLL}}$ <br> 011 : fix to GND <br> 100 : 1/4 fPLL <br> 101 : clock of X1 <br> 110 : fix to GND <br> 111 : fix to GND |

10. CLKCR5 (Clock Control Register-5)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:7] | - | - | Undefined | Read undefined. Write as zero. |
| [6] | Reserved | R/W | Oy1 | Read undefined. Write as one. |
| [5] | - | - | Undefined | Read undefined. Write as zero. |
| [4] | USBH_CLKEN | R/W | Oy1 | Clock selection for USB HOST controller <br> 0 : disable <br> 1 : enable |
| [3] | Reserved | R/W | 0 y 1 | Write as one. |
| [2] | SEL_TIM45 | R/W | Oy1 | Selection of a prescaler clock for Timer45 0y0: fs ( 32.768 kHz ) clock 0y1: $\mathrm{f}_{\mathrm{HCLL}} / 2$ |
| [1] | SEL_TIM23 | R/W | 0y1 | Selection of a prescaler for Timer23 OyO: fs ( 32.768 kHz ) clock 0y1: $\mathrm{f}_{\text {HCLK }} / 2$ |
| [0] | SEL_TIM01 | R/W | Oy1 | Selection of a prescaler for Timer01 OyO: fs ( 32.768 kHz ) clock 0y1: f fclk/2 |

[Description]
a. < USBH_CLKEN >

Clock selection for USB Host controller
0y1: Enable
If the user desires to change a setting of the clock for USB Host, the user must disable the output of the clock first.

0y0: Disable
b. <SEL_TIM45>

Selects the prescaler clock for Timer 45.
0y0: fs ( 32.768 kHz ) clock
0y1: $\mathrm{f}_{\mathrm{HCLK}} / 2$
c. $<$ SEL_TIM23>

Selects the prescaler clock for Timer23.
$0 \mathrm{y0}$ : fs ( 32.768 kHz ) clock
$0 y 1$ : $\mathrm{f}_{\mathrm{HCLK}} / 2$
d. <SEL_TIM01>

Selects the prescaler clock for Timer01.
0y0: fs ( 32.768 kHz ) clock
$0 y 1: f_{\text {HCLK }} / 2$

### 3.5.3 System Clock Controller

The system clock controller generates a clock to be supplied to the CPU core ( $\mathrm{f}_{\mathrm{FCLK}}$ ) and other built-in I/Os ( $\mathrm{f}_{\mathrm{HCLK}}$ ). With the fosch or fple clock as an input, it is possible to use SYSCR1[GEAR2:0](GEAR2:0) to change the high speed clock gear to $1,2,4$, or 8 -speed ( fc , fc $/ 2$, fc/4, or fc/8) to reduce power consumption.

Reset operation switches the mode to PLL-OFF, and [GEAR2:0](GEAR2:0) is initialized to 0y000; therefore, frequency of the CPU clock ffcLk will be the same as fosch. For example, when a 24 MHz oscillator is connected to the X 1 and X 2 pins, the frequency of $\mathrm{f}_{\text {fcle }}$ becomes 24 MHz when reset operation is executed.
(1) Clock gear

By using the clock gear selection register SYSCR1[GEAR2:0](GEAR2:0), the gear can be set to fc, fc/2, fc/4, or fc/8.

Changing fFCLK by using the clock gear contributes to reduction of power consumption.
An example of clock gear switching is as follows:
[Setting example]

```
;
(SYSCR1) & 0x0000_0011 ; switch frCLK to 1/8.
```


### 3.5.4 PLL Clock Multiplier

The PLL outputs frLL clock signals whose frequency is 6 or 8 times the fosch. By using the PLL, it is possible to lower the oscillator frequency and make the internal clock faster.
Since the PLL is initialized to the halt state when reset operation is executed, it is necessary to configure the SYSCR2, SYSCR3 and SYSCR4 registers when using the PLL.
As with an oscillator, this circuit requires time to stabilize the fPLL clock signals after operation is enabled, and the time required is called lock-up time.

A 12 -stage binary counter can be used to check the lock-up time. For example, lock-up time is approximately $164 \mu \mathrm{~s}$ when fosch $=25 \mathrm{MHz}$.

Examples of the PLL start and stop settings are as follows:
Setting example -1 : PLL start

| SYSCR4 | $\leftarrow$ | 0x00000065 | ; Set the constant of PLL x8 |
| :---: | :---: | :---: | :---: |
| SYSCR3 | $\leftarrow$ | 0x00000087 | ; Operation is activated with PLL $\times 8$ |
| SYSCR2 | $\rightarrow$ | r0 | ; <LUPFLAG> == 1? |
| LDR r1, = 0x01 |  |  |  |
| AND r0,r0,r1 |  |  |  |
| LDR r1, = 0x01 |  |  | , |
| CMP r0,r1 |  |  |  |
| BNE LOCKUP |  |  | ; r0 $=$ r1 , jump to LOCKUP |
| (SYSCR2) | $\leftarrow$ | 0x00000002 | ; <FCSEL> = 1 (change from 24 MHz to 192 MHz ) |

<PLLON>
<FCSEL>
PLL output: $f_{P L L}$

Lock-up timer
<LUPFLAG>

CPU clock fFCLK


Setting example -2 : PLL stop
(SYSCR2) $\leftarrow 0 \times 0000 \_0000 \quad ;<$ FCSEL $>=0$ (change from 192 MHz to 24 MHz )
LUP: Dummy instruction execution (Note)
(SYSCR3) $\leftarrow 0 \times 0000 \_0007 ;<$ PLLON $>=0$
<FCSEL>
<PLLON>
PLL output: $f_{P L L}$

CPU clock $\mathrm{f}_{\mathrm{FCLK}}$


Note: When switching <FCSEL> from 1 to 0 , a few clock cycles are required before $\mathrm{f}_{\text {FCLK }}$ is changed to $\mathrm{f}_{\mathrm{OSCH}}$ after the register write is completed. Therefore, it is necessary to first wait for the required clock cycles and then execute the next instruction. More specifically, execute 10 NOP instructions.

### 3.6 Boot ROM

TMPA900CM contains a boot ROM for loading a user program to the internal RAM. The following loading methods are supported.

### 3.6.1 Operation Modes

TMPA900CM has two operation modes: external memory mode and internal boot ROM mode. Either mode is selected in accordance with the AM1 and AM0 pin status when RESETn is asserted.
(1) External memory mode: After reset, the CPU fetches instructions from external memory and executes them.
(2) Internal boot ROM mode: After reset, the CPU fetches instructions from the internal boot ROM and executes them. According to the program in the internal boot ROM, a user program is transferred to the internal RAM via USB communication and branches into the program in the internal RAM.
This triggers the user program to boot.
Table 3.6.2 shows the overview of boot operation.

Table 3.6.1 Operation Modes

| Mode Setting Pins |  |  | Operation Mode |
| :---: | :---: | :---: | :---: |
| RESETn | AM1 | AM0 |  |
| $\square$ | 0 | 1 | Start from the external bus memory (with 16-bit bus) |
|  | 1 | 0 | Start from the external bus memory (with 32-bit bus) |
|  | 1 | 1 | BOOT (start from the internal boot ROM) |
|  | 0 | 0 | TEST (setting prohibited) |

Table 3.6.2 Overview of boot operation

| Priority | Loading |  |  | Operation after <br> loading |
| :---: | :---: | :---: | :---: | :---: |
|  | Source | I/F | Destination |  |
| 1 | USB host <br> such as a PC | USB | Internal RAM | internal 8 KB_RAM <br> 0x0000_0000 |

3.6.2 Hardware Specifications of the Internal Boot ROM
(1) Memory map

Figure 3.6.1 shows a memory map of BOOT mode.
The internal boot ROM consists of 16 KB ROM and is assigned to addresses from 0x0000_0000 to 0x0000_3FFF.


Figure 3.6.1 Memory map of BOOT mode
(2) The boot ROM elimination function

After the boot sequence is executed in BOOT mode, remapping is executed and the internal boot ROM area changes into RAM.


Note: Space between 0x0000_0000 and 0x0000_1FFF ( 8 KB ) is a Remap area, and the internal RAM3 area will be accessed when Remap is set to Remap_ON (access to F8000_2000 also leads to the RAM3 area).

Figure 3.6.2 Memory map (details of boot mode and external area)

### 3.6.3 Outline of Boot Operation

USB can be selected as the transfer source of boot operation.
After reset, operation of the boot program on the internal boot ROM follows the flow chart shown in Figure 3.6.3. In any case, the user program is transferred from the source to the internal RAM, and branched into the internal RAM. The internal RAM is used in the same manner regardless of the transfer source as shown in Figure 3.6.4.


Note: When downloading the user program via USB, a USB device driver and special application software are needed on the PC.

Figure 3.6.3 Flow chart of internal boot ROM operation


Figure 3.6.4 Use of the internal RAM of the boot program
Within the internal RAM, the area between $0 \times \mathrm{xF} 800 \_8000$ and $0 \mathrm{xF} 800 \_9 \mathrm{FFF}$ is used as work and stack areas for executing the boot program. Therefore, the maximum size of the user program that can be loaded to the internal RAM is 24 KB .

Within 24 KB of the user program area between 0xF800_2000 and 0xF800_7FFF, the vector and program are written in an 8 KB space between $0 \times \mathrm{xF} 800 \_2000$ and $0 \mathrm{xF} 800 \_3 \mathrm{FFF}$.

The boot program loads user program into the user program area in the internal RAM. The boot program is loaded into the work space in the internal RAM. The loaded program executes remapping.

When the remap function is turned ON, the 8 KB space between 0xF800_2000 and 0xF800_3FFF can be accessed from the space between 0x0000_0000 and 0x0000_1FFF.
Refer to the chapter on the "system controller" for details of this function.
The boot program will branch to 0x0000_0000 of the last remapped RAM area (RESET vector).

As shown in Fig. 3.6.4, remapping assigns another vector addresses to the ROM area.
Ex. Before remapping 0xF800_2000 0xF800_2018
After remapping 0x0000_0000 (Reset vector) 0x0000_0018 (IRQ vector)
Therefore, the vector addresses to jump after running boot program must be assigned to 0xF800_2000 and later addresses.

### 3.6.3.1 Example of USB Boot

In boot from USB, user program vector is downloaded to 8 KB of Remap area ( $0 x$ F800_2000 to 0xF800_3FFF), program is downloaded to 16 KB of internal RAM area (0xF800_4000 to 0xF800_7FFF).

Boot program remaps the area, and the data of Remap area is reflected to vector area ( $0 x 0000 \_0000$ to $0 \times 0000 \_1 \mathrm{FFF}$ ). When the address jumps to 0x0000_0000 address, User program is started.

Data of Remapped area is reflected 0x0000_0000 to 0x0000_1FFF Address.

(1) CPU status and port settings

ARM926EJ-S starts in supervisor mode after reset, and the boot program executes all programs in supervisor mode without any mode changes.

No port settings are required as ports used in the boot program are all dedicated pins.

Table 3.6.3 Port settings for the boot program

| BOOT | PORT | I/O | Pin configuration by the boot program |
| :---: | :---: | :---: | :---: |
| USB | DDP | Input/Output | - |
|  | DDM | Input/Output | - |

(2) Control register settings by the boot program

Table 3.6.4 shows the control registers of internal circuits that are set by the boot program.
After the boot sequence, create a program while taking these setting values into account.

The stack pointer and the internal RAM including the area between $0 \times \mathrm{xF} 800 \_8000$ and $0 x F 800 \_9 F F F$ remain in the state after execution of the boot program. Please reset them as appropriate before using.

Table 3.6.4 List of SFRs

| Register <br> name | Setting <br> value | Description |
| :--- | :---: | :--- |
| SYSCR1 | $0 \times 0002$ | Clock gear $=1 / 4$ |
| SYSCR2 | $0 \times 0002$ | PLL clock is used $(\times 8)$ |
| SYSCR3 | $0 \times 0087$ |  |
| SYSCR4 | $0 \times 0065$ |  |
| SYSCR8 | $0 \times 0030$ | Clock for USB Device Controller |
| REMAP | $0 \times 0001$ | Remap ON |

【Important Notes】
The values to be set in the I/O registers for USB, INTC and DMAC are not described here. If these functions are needed in a user program, reconfigure each I/O register as necessary.

### 3.6.4 Download via USB

(1) Connection example

Figure 3.6.5 shows an example of USB connection (assuming that NOR Flash is program memory)


Figure 3.6.5 USB connection example
(2) Overview of the USB interface specifications

Set the oscillation frequency for the X 1 and X 2 pins to 24.00 MHz ( $\pm 100 \mathrm{ppm}$ ) when booting using USB.
The USB of this microcontroller supports high-speed communications. However, if the USB host does not support high-speed communications (USB 1.1 or older), full-speed communications will be carried out.
(The boot ROM function does not support clock supply from the USB clock pin X1USB.) (For cautions on using the USB, refer to the chapter on the USB.)
Although there are four types of USB transfer, the following two types are used for the boot function.

Table 3.6.5 Transfer types used by the boot program

| Transfer type | Description |
| :--- | :--- |
| Control Transfer | Used for transmitting standard requests and vendor requests. |
| Bulk Transfer | Used for responding to vendor requests and transmitting a user program. |

The following shows an overview of the USB communication flow.

## [Legends]

$\stackrel{\text { Control Transfer }}{ }$
<----- Bulk Transfer


Figure 3.6.6 Overview of the overall flow

The following shows the connection of Vendor class request.

The table below shows the setup command data structure.
Table 3.6.6 Setup Command Data Structure

| Field | Value | Description |
| :--- | :--- | :--- |
| bmRequestType | $0 \times 40$ | D7 <br> D6-D5 $\quad$ 0y0: Host to device <br> D4-D0 $\quad$ 0y00000: Device |
| bRequest | $0 \times 00,0 \times 02,0 \times 04$ | $0 x 00:$ Microcontroller information <br> $0 x 02:$ User program transfer start <br> 0x04: User program transfer result |
| wValue | $0 \times 00 \sim 0 x F F F F$ | Unique data number <br> (Not used by the microcontroller) |
| wIndex | $0 \times 00 \sim 0 x F F F F$ | Write size <br> Used when starting user program transfer <br> (user program transfer size) |
| wLength | $0 \times 0000$ | Fixed |

The table below shows vendor request commands.
Table 3.6.7 Vendor Request Commands

| Command | Vendor <br> request <br> value | Operation | Notes |
| :--- | :--- | :--- | :--- |
| Microcontroller information <br> command | $0 \times 00$ | Device sends <br> microcontroller <br> information. | Microcontroller information data is <br> sent by bulk IN transfer after the setup <br> stage is completed. |
| User program transfer start <br> command | $0 \times 02$ | Device starts <br> receiving user <br> program. | Set the transfer size of a user program <br> in wIndex. <br> The user program is received by bulk <br> OUT transfer after the setup stage is <br> completed. |
| User program transfer result <br> command | $0 x 04$ | Device sends the <br> transfer result. | Transfer result data is transmitted as <br> bulk data after the setup stage is <br> completed. |

The table below shows standard request commands.
Table 3.6.8 Standard request commands

| Standard request | Response |
| :---: | :---: |
| GET_STATUS | Not supported |
| CLEAR_FEATURE | Not supported |
| SET_FEATURE | Not supported |
| SET_ADDRESS | Supported |
| GET_DESCRIPTOR | Supported |
| SET_DESCRIPTOR | Not supported |
| GET_CONFIGRATION | Not supported |
| SET_CONFIGRATION | Supported |
| GET_INTERFACE | Not supported |
| SET_INTERFACE | Not supported |
| SYNCH_FRAME | Ignored |

The table below shows information to be returned by GET_DESCRIPTOR.

Table 3.6.9 Replies to GET_DISCRIPTOR
Device Descriptor

| Field | Value | Description |
| :--- | :--- | :--- |
| Blength | $0 \times 12$ | 18 bytes |
| BdescriptorType | $0 \times 01$ | Device descriptor |
| BcdUSB | $0 \times 0200$ | USB Version 2.0 |
| BdeviceClass | $0 \times 00$ | Device class not in use |
| BdeviceSubClass | $0 \times 00$ | Sub command not in use |
| BdeviceProtocol | $0 \times 00$ | Protocol not in use |
| BmaxPacketSize0 | $0 \times 40$ | EP0 maximum packet size is 64 bytes. |
| IdVendor | $0 \times 0930$ | Vendor ID |
| IdProduct | $0 \times 6504$ | Product ID (0) |
| BcdDevice | $0 \times 0001$ | Device version (v0.1) |
| Imanufacturer | $0 \times 00$ | Index value of string descriptor indicating the <br> manufacturer name |
| Iproduct | Index value of string descriptor indicating the product <br> name |  |
| IserialNumber | Index value of string descriptor indicating the product <br> serial number |  |
| BnumConfigurations | $0 \times 01$ | There is one configuration. |

* The descriptor information to be returned to the USB host should be modified as required by each application.

Configuration Descriptor

| Field | Value | Description |
| :--- | :--- | :--- |
| bLength | $0 \times 09$ | 9 bytes |
| bDescriptorType | $0 \times 02$ | Configuration descriptor |
| wTotalLength | $0 \times 0020$ | Total length (32 bytes) obtained by adding each <br> configuration and endpoint descriptor |
| bNumInterfaces | $0 \times 01$ | There is one interface. |
| bConfigurationValue | $0 \times 01$ | Configuration number 1 |
| iConfiguration | $0 \times 00$ | Index value of string descriptor indicating the <br> configuration name (Not in use) |
| bmAttributes | $0 \times 80$ | Bus power |
| MaxPower | $0 \times 31$ | Maximum power consumption (49 mA) |

Interface Descriptor

| Field | Value | Description |
| :--- | :--- | :--- |
| bLength | $0 \times 09$ | 9 bytes |
| bDescriptorType | $0 \times 04$ | Interface descriptor |
| bInterfaceNumber | $0 \times 00$ | Interface number 0 |
| bAlternateSetting | $0 \times 00$ | Alternate setting number 0 |
| bNumEndpoints | $0 \times 02$ | There are two endpoints. |
| bInterfaceClass | $0 x F F$ | Unique device |
| bInterfaceSubClass | $0 x 00$ |  |
| bInterfaceProtocol | $0 x 50$ | BulkOnly protocol |
| ilinterface | $0 x 00$ | Index value of string descriptor indicating the <br> interface name (Not in use) |

* The descriptor information to be returned to the USB host should be modified as required by each application.

Endpoint Descriptor (When the USB host supports USB2.0)

| Field | Value | Description |
| :---: | :---: | :---: |
| <Endpoint1> |  |  |
| blength | $0 \times 07$ | 7 bytes |
| bDescriptorType | 0x05 | Endpoint descriptor |
| bEndpointAddress | 0x81 | EP1 = IN |
| bmAttributes | 0x02 | Bulk transfer |
| wMaxPacketSize | 0x0200 | Payload 512 bytes |
| blnterval | 0x00 | (Ignored for bulk transfer) |
| <Endpoint2> |  |  |
| bLength | $0 \times 07$ | 7 bytes |
| bDescriptor | 0x05 | Endpoint descriptor |
| bEndpointAddress | 0x02 | EP2 = OUT |
| bmAttributes | $0 \times 02$ | Bulk transfer |
| wMaxPacketSize | 0x0200 | Payload 512 bytes |
| bInterval | 0x00 | (Ignored for bulk transfer) |

Endpoint Descriptor (When the USB host supports USB1.1)

| Field | Value | Description |
| :---: | :---: | :---: |
| <Endpoint1> |  |  |
| blength | $0 \times 07$ | 7 bytes |
| bDescriptorType | 0x05 | Endpoint descriptor |
| bEndpointAddress | 0x81 | EP1 = IN |
| bmAttributes | 0x02 | Bulk transfer |
| wMaxPacketSize | 0x0040 | Payload 64 bytes |
| bInterval | 0x00 | (Ignored for bulk transfer) |
| <Endpoint2> |  |  |
| bLength | 0x07 | 7 bytes |
| bDescriptor | 0x05 | Endpoint descriptor |
| bEndpointAddress | 0x02 | EP2 = OUT |
| bmAttributes | 0x02 | Bulk transfer |
| wMaxPacketSize | 0x0040 | Payload 64 bytes |
| bInterval | 0x00 | (Ignored for bulk transfer) |

* The descriptor information to be returned to the USB host should be modified as required by each application.

The table below shows information replied to the microcontroller information command.
Table 3.6.10 Information Replied to the Microcontroller Information Command

| Microcontroller <br> information | ASCII code |
| :--- | :--- |
| TMPA900CM | $0 \times 54,0 \times 4 \mathrm{D}, 0 \times 50,0 \times 41,0 \times 39,0 \times 30,0 \times 30,0 \times 43,0 \times 4 \mathrm{D}, 0 \times 20,0 \times 20,0 \times 20,0 \times 20,0 \times 20,0 \times 20$ |

Note: produnct name in the Microcontroller information includes 6 spaces at the end of the product name.

The table below shows information replied to the transfer result command.
Table 3.6.11 Information returned by the transfer result command

| Transfer result | Value | Error condition |
| :--- | :--- | :--- |
| Normal termination | $0 \times 00$ |  |
| User program not received | $0 \times 02$ | $\begin{array}{l}\text { The user program transfer result is received without the user program } \\ \text { transfer start command being received first. }\end{array}$ |
| Received file not in Motorola S3 format | $0 \times 04$ | The first data of a user program is not S (0x53). |
| $\begin{array}{l}\text { Size of a received user program being larger } \\ \text { than specified }\end{array}$ | $0 \times 06$ | $\begin{array}{l}\text { The size of a received user program is larger than the value set in } \\ \text { wlndex of the user program transfer start command. }\end{array}$ |
| Inadequate download address | $0 \times 08$ | The user program download address is not in the specified area. |$\}$| Protocol error or errors other than above |
| :--- |
| The user program transfer start or user program transfer result |
| command is received first. |
| A checksum error is detected in the Motorola S3 file. |
| A record type error is detected in the Motorola S3 file. |
| An error is detected in the DMA transfer. |

(3) Description of the USB boot program operation

The boot program transfers data in Motorola S3 format sent from the PC to the internal RAM. The user program starts operating after data transfer is completed. The start address of the program is $0 \times 0000 \_0000$. Please refer to section 3.6 .3 for details. This function enables users to customize on-board programming control.
a. Operation procedure

1. Connect the USB cable.
2. Set both the AM0 and AM1 pins to 1 and reset the microcontroller.
3. After recognizing USB connection, the PC checks the information on the connected device using the GET_DESCRIPTOR command.
4. The PC sends the microcontroller information command by command transfer (vendor request).
5. Upon receiving the microcontroller information command, the boot program prepares microcontroller information in ASCII code.
6. The PC checks the microcontroller information data.
7. The PC sends the microcontroller transfer start command by command transfer (vendor request). After the setup stage is completed, the PC transfers the user program by bulk OUT transfer.
8. After the user program has been transferred, the PC waits for over two seconds and then sends the user program transfer result command by command transfer (vendor request).
9. Upon receiving the user program transfer result command, the boot program prepares for transmission of the transfer result value.
10. The PC checks the transfer result.
11. If the transfer results in failure, the boot program starts the error processing routine and will not automatically recover from it. In this case, terminate the device driver on the PC and retry from Step 2.
b. Notes on the user program format (binary)
12. After receiving the checksum of a record, the boot program waits for the start mark ( $0 x 53$ for " $S$ ") of the next record. Even if data other than $0 x 53$ is transmitted between records, it will be ignored.

Note: In USB transfers, the maximum object size that can be transferred is 64 KB since the write size is set by windex within the address range of $0 \times 0000 \mathrm{H}$ to $0 x F F F F$.

### 3.6.5 Usage Note

Following are the note when use the BOOT ROM.

1. USB connector

The USB connector must not be connected or disconnected during USB boot.
2. Software on the PC

A dedicated USB device driver and application software installed on the PC are needed for USB boot.

### 3.7 Interrupts

### 3.7.1 Functional Overview

- Supports 28 interrupt sources.
- Assigns 32 levels of fixed hardware priorities to the interrupt sources (to be used if multiple interrupt requests of the same software priority level are made simultaneously).
- Enables to set 16 levels ( 0 to15) of software interrupt priority for each interrupt source.
- Enables to mask hardware and software priority levels.
- Supports two types of interrupt requests: normal interrupt request (IRQ) and fast interrupt request (FIQ).
- Enables to generate software interrupts.


### 3.7.2 Block Diagram



Figure 3.7.1 Block diagram

- Logic circuit of Interrupt request



### 3.7.3 Operational Description

For Interrupt Control, FIQ (Fast Interrupt Request) and IRQ (Interrupt Request) are available.

The TMPA900CM only has one FIQ source. FIQ is a low- latency interrupt and has the highest priority level. In handling FIQ, Interrupt Service Routine can be executed without checking which interrupt source is used.

- Interrupt vector flowchart

- Operation Timing for Nested Interrupts

1) Interrupt priority: INTS[1] $\geq$ INTS[2]


Note 1: When the VICADDRESS register is read, interrupts having priority level equal to or lower than the current interrupt (INTS[1] in the above example) are disabled and are not output to the CPU.
Note 2: When the VICADDRESS register is written, the current hardware interrupt priority level (INTS[1] in the above example) is cleared and interrupts of lower priority (INTS[2] in the above example) are enabled.
2) Interrupt priority: INTS[1]< INTS[2]


Note 3: When the VICADDRESS register is read, interrupts having priority level higher than the current interrupt (INTS[1] in the above example) are enabled. Since INT2 has higher priority than INTS[1], an INTS[2] interrupt request is accepted and output to the CPU

### 3.7.4 Interrupt Sources

Table 3.7.1 Interrupt sources

| Interrupt source number (Note) | Interrupt source | Vector address |
| :---: | :---: | :---: |
| 0 | WDT | Vector Address 0 |
| 1 | RTC | Vector Address 1 |
| 2 | Timer01 | Vector Address 2 |
| 3 | Timer23 | Vector Address 3 |
| 4 | Timer45 | Vector Address 4 |
| 5 | GPIOD:INTA (TSI), INTB | Vector Address 5 |
| 6 | $\mathrm{I}^{2} \mathrm{C}$ ch0 | Vector Address 6 |
| 7 | $1^{2} \mathrm{C}$ ch1 | Vector Address 7 |
| 8 | ADC | Vector Address 8 |
| 9 | UART ch2 | Vector Address 9 |
| 10 | UART ch0 | Vector Address 10 |
| 11 | UART ch1 | Vector Address 11 |
| 12 | SSP ch0 | Vector Address 12 |
| 13 | SSP ch1 | Vector Address 13 |
| 14 | NDFC | Vector Address 14 |
| 15 | CMSIF | Vector Address 15 |
| 16 | DMA transfer error | Vector Address 16 |
| 17 | DMA transfer end | Vector Address 17 |
| 18 | LCDC | Vector Address 18 |
| 19 | Reserved | Vector Address 19 |
| 20 | LCDDA | Vector Address 20 |
| 21 | USB | Vector Address 21 |
| 22 | SDHC | Vector Address 22 |
| 23 | $\mathrm{I}^{2} \mathrm{~S}$ | Vector Address 23 |
| 24 | Reserved | Vector Address 24 |
| 25 | Reserved | Vector Address 25 |
| 26 | GPIOR (INTH) | Vector Address 26 |
| 27 | USB Host | Vector Address 27 |
| 28 | GPION (INTD ~ INTG) | Vector Address 28 |
| 29 | GPIOF (INTC) | Vector Address 29 |
| 30 | GPIOC (INT9) | Vector Address 30 |
| 31 | GPIOA (KIO to KI3) | Vector Address 31 |

Note: INTS[Num] shows the interrupt source signal. Ex: INTS[1]: RTC interrupt source signal.

### 3.7.5 SFRs

The following lists the SFRs:

Table 3.7.2 SFR (1/2)
Base address $=0 \times F 400 \_0000$

| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| VICIRQSTATUS | 0x0000 | IRQ Status Register |
| VICFIQSTATUS | 0x0004 | FIQ Status Register |
| VICRAWINTR | 0x0008 | Raw Interrupt Status Register |
| VICINTSELECT | 0x000C | Interrupt Select Register |
| VICINTENABLE | 0x0010 | Interrupt Enable Register |
| VICINTENCLEAR | $0 \times 0014$ | Interrupt Enable Clear Register |
| VICSOFTINT | $0 \times 0018$ | Software Interrupt Register |
| VICSOFTINTCLEAR | 0x001C | Software Interrupt Clear Register |
| VICPROTECTION | 0x0020 | Protection Enable Register |
| VICSWPRIORITYMASK | 0x0024 | Software Priority Mask Register |
| - | $0 \times 0028$ | Reserved |
| VICVECTADDR0 | 0x0100 | Vector Address 0 Register |
| VICVECTADDR1 | $0 \times 0104$ | Vector Address 1 Register |
| VICVECTADDR2 | 0x0108 | Vector Address 2 Register |
| VICVECTADDR3 | 0x010C | Vector Address 3 Register |
| VICVECTADDR4 | 0x0110 | Vector Address 4 Register |
| VICVECTADDR5 | $0 \times 0114$ | Vector Address 5 Register |
| VICVECTADDR6 | $0 \times 0118$ | Vector Address 6 Register |
| VICVECTADDR7 | 0x011C | Vector Address 7 Register |
| VICVECTADDR8 | 0x0120 | Vector Address 8 Register |
| VICVECTADDR9 | $0 \times 0124$ | Vector Address 9 Register |
| VICVECTADDR10 | $0 \times 0128$ | Vector Address 10 Register |
| VICVECTADDR11 | 0x012C | Vector Address 11 Register |
| VICVECTADDR12 | 0x0130 | Vector Address 12 Register |
| VICVECTADDR13 | 0x0134 | Vector Address 13 Register |
| VICVECTADDR14 | 0x0138 | Vector Address 14 Register |
| VICVECTADDR15 | 0x013C | Vector Address 15 Register |
| VICVECTADDR16 | 0x0140 | Vector Address 16 Register |
| VICVECTADDR17 | 0x0144 | Vector Address 17 Register |
| VICVECTADDR18 | 0x0148 | Vector Address 18 Register |
| - | 0x014C | Reserved |
| VICVECTADDR20 | 0x0150 | Vector Address 20 Register |
| VICVECTADDR21 | 0x0154 | Vector Address 21 Register |
| VICVECTADDR22 | 0x0158 | Vector Address 22 Register |
| VICVECTADDR23 | 0x015C | Vector Address 23 Register |
| - | 0x0160 | Reserved |
| - | 0x0164 | Reserved |
| VICVECTADDR26 | 0x0168 | Vector Address 26 Register |
| VICVECTADDR27 | 0x016C | Vector Address 27 Register |
| VICVECTADDR28 | 0x0170 | Vector Address 28 Register |
| VICVECTADDR29 | 0x0174 | Vector Address 29 Register |
| VICVECTADDR30 | 0x0178 | Vector Address 30 Register |
| VICVECTADDR31 | 0x017C | Vector Address 31 Register |
| VICVECTPRIORITY0 | 0x0200 | Vector Priority 0 Register |
| VICVECTPRIORITY1 | 0x0204 | Vector Priority 1 Register |
| VICVECTPRIORITY2 | 0x0208 | Vector Priority 2 Register |
| VICVECTPRIORITY3 | 0x020C | Vector Priority 3 Register |

Table 3.7.3 SFR (2/2)

| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| VICVECTPRIORITY4 | $0 \times 0210$ | Vector Priority 4 Register |
| VICVECTPRIORITY5 | $0 \times 0214$ | Vector Priority 5 Register |
| VICVECTPRIORITY6 | $0 \times 0218$ | Vector Priority 6 Register |
| VICVECTPRIORITY7 | 0x021C | Vector Priority 7 Register |
| VICVECTPRIORITY8 | 0x0220 | Vector Priority 8 Register |
| VICVECTPRIORITY9 | 0x0224 | Vector Priority 9 Register |
| VICVECTPRIORITY10 | 0x0228 | Vector Priority 10 Register |
| VICVECTPRIORITY11 | 0x022C | Vector Priority 11 Register |
| VICVECTPRIORITY12 | 0x0230 | Vector Priority 12 Register |
| VICVECTPRIORITY13 | 0x0234 | Vector Priority 13 Register |
| VICVECTPRIORITY14 | 0x0238 | Vector Priority 14 Register |
| VICVECTPRIORITY15 | 0x023C | Vector Priority 15 Register |
| VICVECTPRIORITY16 | 0x0240 | Vector Priority 16 Register |
| VICVECTPRIORITY17 | 0x0244 | Vector Priority 17 Register |
| VICVECTPRIORITY18 | $0 \times 0248$ | Vector Priority 18 Register |
| - | 0x024C | Reserved |
| VICVECTPRIORITY20 | 0x0250 | Vector Priority 20 Register |
| VICVECTPRIORITY21 | 0x0254 | Vector Priority 21 Register |
| VICVECTPRIORITY22 | 0x0258 | Vector Priority 22 Register |
| VICVECTPRIORITY23 | 0x025C | Vector Priority 23 Register |
| - | 0x0260 | Reserved |
| - | 0x0264 | Reserved |
| VICVECTPRIORITY26 | 0x0268 | Vector Priority 26 Register |
| VICVECTPRIORITY27 | 0x026C | Vector Priority 27 Register |
| VICVECTPRIORITY28 | 0x0270 | Vector Priority 28 Register |
| VICVECTPRIORITY29 | 0x0274 | Vector Priority 29 Register |
| VICVECTPRIORITY30 | $0 \times 0278$ | Vector Priority 30 Register |
| VICVECTPRIORITY31 | 0x027C | Vector Priority 31 Register |
| VICADDRESS | 0x0F00 | Vector Address Register |

1. VICIRQSTATUS (IRQ Status Register)

[Description]
a. <IRQStatus>

IRQStatus [31:0] correspond to interrupt numbers 31 to 0 , respectively.
Example: When bit 0 of this register is set to 1 , a WDT interrupt (interrupt source number 0 ) has been requested.
2. VICFIQSTATUS (FIQ Status Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |$|$| FIdress $=\left(0 x F 400 \_0000\right)+(0 x 0004)$ |
| :--- |
| $[31: 0]$ |
| FIQStatus |
| RO |

[Description]
a. <FIQStatus>

FIQStatus [31:0] correspond to interrupt source numbers 31 to 0 , respectively.
Example: When bit 0 of this register is set to 1 , a WDT interrupt (interrupt source number 0 ) has been requested.
3. VICRAWINTR (Raw Interrupt Status Register)

| Address $=$ (0xF400_0000) $+(0 \times 0008)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:0] | RawInterrupt | RO | Undefined | IRQ interrupt status before masked (for each bit) Oy0: Interrupt is inactive. $0 y 1$ : Interrupts is active. |

[Description]
a. <RawInterrupt>

RawInterrupt [31:0] correspond to interrupt source numbers 31 to 0 , respectively.
Example: When bit 0 of this register is set to 1 , a WDT interrupt (interrupt source number 0 ) has been requested.

## 4. VICINTSELECT (Interrupt Select Register)

| Address $=\left(0 x F 400 \_0000\right)+(0 x 000 C)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| $[31: 0]$ | IntSelect | R/W | $0 \times 00000000$ | Selects interrupt type (for each bit) <br> 0y0: IRQ <br> Oy1: FIQ |

[Description]
a. <IntSelect>

IntSelect [31:0] correspond to interrupt source numbers 31 to 0 , respectively.
Example: When bit 0 of this register is set to 1 , the WDT interrupt (interrupt source number 0 ) is set to be of the FIQ type.

Note: Since this LSI supports only one FIQ source, only one of the bits in this register can be set to 1 . Before changing the setting of this register, be sure to disable the relevant interrupts. Do not change the setting of this register while the interrupt is active and enabled.
5. VICINTENABLE (Interrupt Enable Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |$|$| Address $\left(0 x F 400 \_0000\right)+(0 x 0010)$ |
| :--- |
| $[31: 0]$ |
| IntEnable |
| RO |


| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <IntEnable>

IntEnable [31:0] correspond to interrupt source numbers 31 to 0 , respectively.
Example: When bit 0 of this register is set to 1 , the WDT interrupt (interrupt source number 0 ) is enabled.
This register is provided exclusively for enabling interrupts. Interrupts can be disabled in the VICINTENCLEAR register.

## 6. VICINTENCLEAR (Interrupt Enable Clear Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | IntEnable Clear | WO | Undefined | Interrupt disable (for each bit) <br> 0y0: Invalid <br> Oy1: Disable |

[Description]
a. <IntEnable Clear>

IntEnable Clear [31:0] corresponds to interrupt source numbers 31 to 0 , respectively.
Setting each bit in this register clears the setting of the corresponding bit in the VICINTENABLE register (i.e., disables the corresponding interrupt).
7. VICSOFTINT (Software Interrupt Register)

|  | Address $=\left(0 x F 400 \_0000\right)+(0 x 0018)$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |


| Address $=\left(0 \times F 400 \_0000\right)+(0 \times 0018)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:0] | Softlint | RO | 0x00000000 | Software interrupt (for each bit) 0y0: Inactive <br> 0y1: Active |

[Description]
a. <SoftInt>

SoftInt[31:0] correspond to interrupt source numbers 31 to 0 , respectively.
Setting each bit in this register generates a software interrupt from the corresponding interrupt source.
8. VICSOFTINTCLEAR (Software Interrupt Clear Register)

Address = (0xF400_0000) + (0x001C)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | SoftlntClear | wo | Undefined | Software interrupt disable (for each <br> bit) <br> OyO: Invalid <br> Oy1: Disable |

[Description]
a. <SoftIntClear>

SoftIntClear [31:0] correspond to interrupt source numbers 31 to 0, respectively.
Setting each bit in this register disables the corresponding software interrupt in the VICSOFTINT register.
9. VICPROTECTION (Protection Enable Register)

| Bit |  |  |  | Bit <br> Symbol |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. $<$ Protection $>$

When protection is enabled, the registers of the interrupt controller can only be accessed in privileged mode.
Read/ write operations are available only in privilege mode.
10. VICSWPRIORITYMASK (Software Priority Mask Register)

| Address $=$ (0xF400_0000) $+(0 \times 0024)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:16] | - | - | Undefined | Read undefined. Write as zero. |
| [15:0] | SWPriorityMask | R/W | 0xFFFF | Masks interrupt priority level by software <br> OyO: Mask <br> 0y1: Do not mask |

[Description]
a. <SWPriorityMask>

SWPriorityMask [15:0] correspond to priority levels 15 to 0 , respectively.
Example: When SWPriorityMask [15:0] = 0xFF7F, interrupts of priority level 7 are masked.
11. VICVECTADDR0 (Vector Address 0 Register)

Address = (0xF400_0000) + (0x0100)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | VectorAddr 0 | R/W | $0 \times 00000000$ | ISR address for interrupt source 0 |

ISR: Interrupt Service Routine
[Description]
a. <VectorAddr 0>

Before changing the setting of this register, be sure to disable the relevant interrupts.

- VICVECTADDRn (Vector Address n Register)(n = 0 to 18,20 to 23, 26 to 31)

The structure and description of these registers are same as VICVECTADDR0. Please refer to the description of VICVECTADDR0.
For the names and addresses of these registers, please refer to Table 3.7.2.

## 12. VICVECTPRIORITY0 (Vector Priority 0 Register)

| Bit |  |  |  | Bit <br> Symbol |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <VectPriority>

If multiple interrupt requests of the same software priority level occur simultaneously, the hardware priority is used to determine the interrupt to be generated.

The hardware priority is assigned according to interrupt source numbers: interrupt source number 0 has the highest priority and interrupt source number 31 has the lowest priority.

- VICVECTPRIORITYn (Vector Priority n Register)(n = 0 to 18,20 to 23, 26 to 31 )

The structure and description of these registers are same as VICVECTPRIORITY0.
Please refer to the description of VICVECTPRIORITY0.
The name and address of these registers, please refer to Table 3.7.2.
13. VICADDRESS (Vector Address Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :---: | :---: |

[Description]
a. <VectAddr>

Read: return the address of the currently active Interrupt Service Routine (ISR.)
Write: Writing any data to this register clears the current interrupt.

Note: A read of this register must only be performed when there is an active interrupt.
A write of this register must only be performed at the end of an ISR.

### 3.8 DMAC (DMA Controller)

### 3.8.1 Functional Overview

The DMA controller has the following features:

Table 3.8.1 DMA controller functions

| Item | Function | Description |
| :--- | :--- | :--- |
| Number of channels | 8 ch |  |
| DMA start | Hardware request | 16 types of DMA requests for <br> peripheral IPs. Refer to Table 3.8.2. |
|  | Software request | Activated by writing values into <br> DMACSoftBReq |
| Bus master | 32 bits $\times 2$ (AHB) | DMA1, DMA2 |
| Priority | DMA channel 0 (high) to DMA channel 7 <br> (low) | Hardware-fixed |
| FIFO | 4 words $\times$ 8 ch |  |
| Bus width | $8 / 16 / 32$ bits | Source and destination can be |
| programmed separately. |  |  |

- DMA Transfer Types

|  | DMA Transfer Direction | DMA Request Generator | DMA <br> Request Used <br> (Note3) | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Memory-to-Peripheral | Peripheral | Burst request | 1: Use bust request in all transactions <br> 2: When the single request, set DMAC busrt to 1 |  |  |
| 2 | Peripheral-to-Memory | Peripheral | Burst request/ <br> Single request <br> (Note 1) | For transactions that are not an integral multiple of the burst size, use both the burst and single request signals. <br> The amount of data left to transfer $\geq$ Burst size <br> :Use burst transfer <br> The amount of data left to transfer < Burst size <br> : Use single transfer |  |  |
| 3 | Memory-to-Memory | DMAC | None | Start condition: <br> When enabled, the DMA channel commences transfers without DMA requests. <br> Stop conditions: <br> All transfer data has finished transfer. <br> Disable DMAC channel <br> (Note 2) |  |  |
| 4 | Peripheral-to-Peripheral | Source peripheral | Burst request/ <br> Single request <br> (Note 1) | Transfer size | Source side | Destination side |
|  |  |  |  | 1)Integral multiple of the burst size | Burst request | Burst request |
|  |  | Destination peripheral | Burst request |  |  |  |
|  |  |  |  | 2) Single transfer | Single request |  |
|  |  |  |  | 3) Not imtegral multiple of the burst size | Burst request Single request |  |

Note 1: Peripheral that can use the single request: UART and LCDDA.
Note 2: Recommendation:
You must program memory-to-memory transfers with a low channel priority (DMAC6,7), otherwise the other DMA channels cannot access the bus until the memory-to-memory transfer has finished.

Note 3: DMA request used:

1. Memory-to-peripheral

2. Peripheral-to-Memory

3. Memory-to-Memory

4. Peripheral-to-peripheral
1) Integral multiple of the burst size

2) Single transfer

3) Not Integral Multiple of the burst size


### 3.8.2 Block Diagram



Table 3.8.2 DMA request number chart

| DMA Request Number | Peripheral |  |
| :---: | :--- | :--- |
|  | Burst | Single |
| 0 | UART0 transmit | UART0 transmit |
| 1 | UART0 receive | UART0 receive |
| 2 | SSP0 transmit | SSP0 transmit |
| 3 | SSP0 receive | SSP0 receive |
| 4 | NANDC | - |
| 5 | CMSIF | - |
| 6 | UART2 transmit | UART2 transmit |
| 7 | UART2 receive | UART2 receive |
| 8 | SDHC SD buffer write request | - |
| 10 | SDHC SD buffer read request | - |
| 11 | I2S0 | - |
| 12 | I2S1 | - |
| 13 | SSP1 transmit | SSP1 transmit |
| 14 | SSP1 receive | SSP1 receive |
| 15 | LCDDA | LCDDA |
|  | - | - |

### 3.8.3 Register descriptions

The following lists the SFRs:

Table 3.8.3 SFR Base address = 0xF410_0000

| Register Name | Address (base+) | Description |
| :---: | :---: | :---: |
| DMACIntStaus | 0x0000 | DMAC Interrupt Status Register |
| DMACIntTCStatus | 0x0004 | DMAC Interrupt Terminal Count Status Register |
| DMACIntTCClear | 0x0008 | DMAC Interrupt Terminal Count Clear Register |
| DMACIntErrorStatus | 0x000C | DMAC Interrupt Error Status Register |
| DMACIntErrClr | 0x0010 | DMAC Interrupt Error Clear Register |
| DMACRawintTCStatus | 0x0014 | DMAC Raw Interrupt Terminal Count Status Register |
| DMACRawIntErrorStatus | 0x018 | DMAC Raw Error Interrupt Status Register |
| DMACEnbldChns | 0x01C | DMAC Enabled Channel Register |
| DMACSoftBReq | 0x020 | DMAC Software Burst Request Register |
| DMACSoftSReq | 0x024 | DMAC Software Single Request Register |
| - | 0x028 | Reserved |
| - | 0x02C | Reserved |
| DMACConfiguration | 0x030 | DMAC Configuration Register |
| - | 0x034 | Reserved |
| DMACCOSrcAddr | 0x100 | DMAC Channel0 Source Address Register |
| DMACCODestAddr | 0x104 | DMAC Channel0 Destination Address Register |
| DMACCOLLI | $0 \times 108$ | DMAC Channel0 Linked List Item Register |
| DMACCOControl | 0×10C | DMAC Channelo Control Register |
| DMACCOConfiguration | 0x110 | DMAC Channel0 Configuration Register |
| DMACC1SrcAddr | 0x120 | DMAC Channel1 Source Address Register |
| DMACC1DestAddr | 0x124 | DMAC Channel1 Destination Address Register |
| DMACC1LLI | 0x128 | DMAC Channel1 Linked List Item Register |
| DMACC1Control | 0x12C | DMAC Channel1 Control Register |
| DMACC1Configuration | 0x130 | DMAC Channel1 Configuration Register |
| DMACC2SrcAddr | 0x140 | DMAC Channel2 Source Address Register |
| DMACC2DestAddr | 0x144 | DMAC Channel2 Destination Address Register |
| DMACC2LLI | 0x148 | DMAC Channel2 Linked List Item Register |
| DMACC2Control | 0x14C | DMAC Channel2 Control Register |
| DMACC2Configuration | 0x150 | DMAC Channel2 Configuration Register |
| DMACC3SrcAddr | 0x160 | DMAC Channel3 Source Address Register |
| DMACC3DestAddr | 0x164 | DMAC Channel3 Destination Address Register |
| DMACC3LLI | 0x168 | DMAC Channel3 Linked List Item Register |
| DMACC3Control | 0x16C | DMAC Channel3 Control Register |
| DMACC3Configuration | 0x170 | DMAC Channel3 Configuration Register |
| DMACC4SrcAddr | 0x180 | DMAC Channel4 Source Address Register |
| DMACC4DestAddr | 0x184 | DMAC Channel4 Destination Address Register |
| DMACC4LLI | 0x188 | DMAC Channel4 Linked List Item Register |
| DMACC4Control | 0x18C | DMAC Channel4 Control Register |
| DMACC4Configuration | 0x190 | DMAC Channel4 Configuration Register |
| DMACC5SrcAddr | 0x1A0 | DMAC Channel5 Source Address Register |
| DMACC5DestAddr | 0x1A4 | DMAC Channel5 Destination Address Register |
| DMACC5LLI | 0x1A8 | DMAC Channel5 Linked List Item Register |
| DMACC5Control | 0x1AC | DMAC Channel5 Control Register |
| DMACC5Configuration | 0x1B0 | DMAC Channel5 Configuration Register |


| Register Name | Address <br> (base+) | Description |
| :--- | :--- | :--- |
| DMACC6SrcAddr | $0 \times 1$ C0 | DMAC Channel6 Source Address Register |
| DMACC6DestAddr | $0 \times 1$ C4 | DMAC Channel6 Destination Address Register |
| DMACC6LLI | $0 \times 1$ C8 | DMAC Channel6 Linked List Item Register |
| DMACC6Control | $0 \times 1$ CC | DMAC Channel6 Control Register |
| DMACC6Configuration | $0 \times 1$ D0 | DMAC Channel6 Configuration Register |
| DMACC7SrcAddr | $0 \times 1$ E0 | DMAC Channel7 Source Address Register |
| DMACC7DestAddr | $0 \times 1$ E4 | DMAC Channel7 Destination Address Register |
| DMACC7LLI | $0 \times 1$ E8 | DMAC Channel7 Linked List Item Register |
| DMACC7Control | $0 \times 1$ EC | DMAC Channel7 Control Register |
| DMACC7Configuration | $0 \times 1$ F0 | DMAC Channel7 Configuration Register |
| - | $0 \times F E 0$ | Reserved |
| - | $0 \times F E 4$ | Reserved |
| - | $0 \times F E 8$ | Reserved |
| - | $0 \times F E C$ | Reserved |
| - | $0 \times F F 0$ | Reserved |
| - | $0 \times F F 4$ | Reserved |
| - | $0 \times F F 8$ | Reserved |
| - | $0 \times F F C$ | Reserved |
| - | $0 \times 500$ | Reserved |
| - | $0 \times 504$ | Reserved |
| - | $0 \times 508$ | Reserved |
| - | $0 \times 50 C$ | Reserved |

Note: Access the registers by using word reads and word writes.

1. DMACIntStatus (DMAC Interrupt Status Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | IntStatus7 | RO | OyO | DMAC channel 7 interrupt status <br> 0yO: Interrupt not requested <br> Oy1 Interrupt requested |
| [6] | IntStatus6 | RO | OyO | DMAC channel 6 interrupt status <br> OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [5] | IntStatus5 | RO | Oy0 | DMAC channel 5 interrupt status 0y0: Interrupt not requested 0y1: Interrupt requested |
| [4] | IntStatus4 | RO | Oy0 | DMAC channel 4 interrupt status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [3] | IntStatus3 | RO | OyO | DMAC channel 3 interrupt status OyO: Interrupt not requested 0y1: Interrupt requested |
| [2] | IntStatus2 | RO | OyO | DMAC channel 2 interrupt status 0y1: Interrupt requested 0y0: Interrupt not requested |
| [1] | IntStatus1 | RO | OyO | DMAC channel 1 interrupt status 0y0: Interrupt not requested 0y1: Interrupt requested |
| [0] | IntStatus0 | RO | OyO | DMAC channel 0 interrupt status OyO: Interrupt not requested 0y1: Interrupt requested |

[Description]
a. <IntStatus[7:0]>

Indicates the status of the DMAC interrupt after reflecting the status of the terminal count interrupt enable register and error interrupt enable register. An interrupt is requested when a transfer error occurs or the counter completes counting.

DMA Transfer End Interrupt
DMACCOConfiguration <ITC>
DMA Transfer Error Interrupt
DMACCOConfiguration <IE>


Figure 3.8.1 Block diagram for Interrupt
2. DMACIntTCStatus (DMAC Interrupt Terminal Count Status Register)

| Bit | Bit Symbol | $\begin{aligned} & \text { Ty } \\ & \text { pe } \end{aligned}$ | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefine <br> d | Read as undefined. |
| [7] | IntStatusTC7 | $0^{R}$ | Oy0 | DMAC channel 7 terminal count interrupt status 0y0: Interrupt not requested 0y1: Interrupt requested |
| [6] | IntStatusTC6 | $0^{R}$ | Oy0 | DMAC channel 6 terminal count interrupt status Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [5] | IntStatusTC5 | $0^{R}$ | OyO | DMAC channel 5 terminal count interrupt status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [4] | IntStatusTC4 | $0^{R}$ | OyO | DMAC channel 4 terminal count interrupt status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [3] | IntStatusTC3 | $0^{R}$ | Oy0 | DMAC channel 3 terminal count interrupt status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [2] | IntStatusTC2 | $0^{R}$ | OyO | DMAC channel 2 terminal count interrupt status 0y0: Interrupt not requested 0y1: Interrupt requested |
| [1] | IntStatusTC1 | $0^{R}$ | OyO | DMAC channel 1 terminal count interrupt status Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [0] | IntStatusTC0 | $\mathrm{o}^{\mathrm{R}}$ | OyO | DMAC channel 0 terminal count interrupt status 0y0: Interrupt not requested 0y1: Interrupt requested |

## [Description]

a. <IntStatusTC[7:0]>

Indicates the enabled state of the terminal count interrupt.
3. DMACIntTCClear (DMAC Interrupt Terminal Count Clear Register)

Address $=\left(0 x F 410 \_0000\right)+(0 \times 0008)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | IntTCClear7 | wo | OyO | DMAC channel 7 terminal count interrupt clear Oy0 Invalid 0y1 Clear |
| [6] | IntTCClear6 | wo | OyO | DMAC channel 6 terminal count interrupt clear <br> Oy0 Invalid <br> 0y1 Clear |
| [5] | IntTCClear5 | wo | Oy0 | DMAC channel 5 terminal count interrupt clear Oy0 Invalid 0y1 Clear |
| [4] | IntTCClear4 | wo | Oy0 | DMAC channel 4 terminal count interrupt clear Oy0 Invalid <br> 0y1 Clear |
| [3] | IntTCClear3 | wo | Oyo | DMAC channel 3 terminal count interrupt clear Oy0 Invalid Oy1 Clear |
| [2] | IntTCClear2 | wo | Oy0 | DMAC channel 2 terminal count interrupt clear <br> Oy0 Invalid <br> 0y1 Clear |
| [1] | IntTCClear1 | WO | OyO | DMAC channel 1 terminal count interrupt clear Oy0 Invalid 0y1 Clear |
| [0] | IntTCClear0 | wo | Oy0 | DMAC channel 0 terminal count interrupt clear Oy0 Invalid 0y1 Clear |

[Description]
a. <IntTCClear[7:0]>

Writing 1 to each bit of this register clears the corresponding bit in the DMACINTTCS register.

## 4. DMACIntErrorStatus (DMAC Interrupt Error Status Register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | IntErrStatus7 | RO | OyO | DMAC channel 7 error interrupt status <br> OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [6] | IntErrStatus6 | RO | Oyo | DMAC channel 6 error interrupt status OyO: Interrupt not requested 0y1: Interrupt requested |
| [5] | IntErrStatus5 | RO | Oyo | DMAC channel 5 error interrupt status OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [4] | IntErrStatus4 | RO | Oyo | DMAC channel 4 error interrupt status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [3] | IntErrStatus3 | RO | Oy0 | DMAC channel 3 error interrupt status <br> 0y0: Interrupt not requested <br> 0y1: Interrupt requested |
| [2] | IntErrStatus2 | RO | Oyo | DMAC channel 2 error interrupt status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [1] | IntErrStatus1 | RO | Oyo | DMAC channel 1 error interrupt status OyO: Interrupt not requested 0y1: Interrupt requested |
| [0] | IntErrStatus0 | RO | Oyo | DMAC channel 0 error interrupt status OyO: Interrupt not requested 0y1: Interrupt requested |

## [Description]

a. <IntErrStatus[7:0]>

Indicates the enabled state of the Error interrupt.
5. DMACIntErrClr (DMAC Interrupt Error Clear Register)

Address $=\left(0 x F 410 \_0000\right)+(0 \times 0010)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | IntErrClı7 | wo | Oyo | DMAC channel 7 error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [6] | IntErrClı6 | wo | OyO | DMAC channel 6 error interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [5] | IntErrClı5 | wo | Oyo | DMAC channel 5 error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [4] | IntErrClı4 | wo | Oyo | DMAC channel 4 error interrupt clear 0y0: Invalid <br> 0y1: Clear |
| [3] | IntErrClı3 | wo | Oyo | DMAC channel 3 error interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [2] | IntErrClı2 | wo | Oyo | DMAC channel 2 error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [1] | IntErrClı1 | wo | OyO | DMAC channel 1 error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [0] | IntErrClı0 | wo | Oyo | DMAC channel 0 error interrupt clear OyO: Invalid Oy1: Clear |

[Description]
a. <IntErrClr[7:0]>

0y1: Clear Error interrupt request.
6. DMACRawIntTCStatus (DMAC Raw Interrupt Terminal Count Status Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | RawlntTCS7 | RO | OyO | DMAC channel 7 terminal count interrupt raw status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [6] | RawlntTCS6 | RO | Oyo | DMAC channel 6 terminal count interrupt raw status <br> OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [5] | RawlntTCS5 | RO | Oyo | DMAC channel 5 terminal count interrupt raw status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [4] | RawintTCS4 | RO | Oyo | DMAC channel 4 terminal count interrupt raw status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [3] | RawintTCS3 | RO | Oyo | DMAC channel 3 terminal count interrupt raw status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [2] | RawintTCS2 | Ro | Oy0 | DMAC channel 2 terminal count interrupt raw status Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [1] | RawintTCS1 | RO | Oyo | DMAC channel 1 terminal count interrupt raw status Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [0] | RawintTCSO | RO | OyO | DMAC channel 0 terminal count interrupt raw status Oy0: Interrupt not requested <br> 0y1: Interrupt requested |

[Description]
a. <RawIntTCS[7:0]>

Indicates the Raw state of the terminal count interrupt.
7. DMACRawIntErrorStatus (DMAC Raw Error Interrupt Status Register)

Address $=\left(0 x F 410 \_0000\right)+(0 \times 0018)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | RawlntErrS7 | RO | OyO | DMAC channel 7 error interrupt raw status OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [6] | RawintErrS6 | RO | OyO | DMAC channel 6 error interrupt raw status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [5] | RawlntErrS5 | RO | OyO | DMAC channel 5 error interrupt raw status <br> OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [4] | RawintErrs4 | RO | OyO | DMAC channel 4 error interrupt raw status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [3] | RawIntErrS3 | RO | Oy0 | DMAC channel 3 error interrupt raw status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| [2] | RawIntErrS2 | RO | Oy0 | DMAC channel 2 error interrupt raw status <br> OyO: Interrupt not requested <br> 0y1: Interrupt requested |
| [1] | RawlntErrS1 | Ro | OyO | DMAC channel 1 error interrupt raw status Oy0: Interrupt not requested 0y1: Interrupt requested |
| [0] | RawlntErrso | RO | Oy0 | DMAC channel 0 error interrupt raw status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |

[Description]
a. <RawIntErrS[7:0]>

Indicates the Raw state of the Error interrupt.
8. DMACEnbldChns (DMAC Enabled Channel Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | EnabledCH7 | RO | OyO | DMA channel 7 enable status <br> 0y0: Disable <br> 0y1: Enable |
| [6] | EnabledCH6 | RO | OyO | DMA channel 6 enable status <br> Oy0: Disable <br> 0y1: Enable |
| [5] | EnabledCH5 | RO | OyO | DMA channel 5 enable status <br> Oy0: Disable <br> 0y1: Enable |
| [4] | EnabledCH4 | RO | Oy0 | DMA channel 4 enable status <br> Oy0: Disable <br> 0y1: Enable |
| [3] | EnabledCH3 | RO | Oy0 | DMA channel 3 enable status <br> Oy0: Disable <br> 0y1: Enable |
| [2] | EnabledCH2 | RO | Oy0 | DMA channel 2 enable status Oy0: Disable 0y1: Enable |
| [1] | EnabledCH1 | RO | OyO | DMA channel 1 enable status <br> Oy0: Disable <br> 0y1: Enable |
| [0] | EnabledCH0 | RO | Oy0 | DMA channel 0 enable status 0y0: Disable <br> 0y1: Enable |

[Description]
a. <EnabledCH[7:0]>

0y0: Applicable channel bit is cleared when DMA transfer has finished.
0y1: Applicable channel DMA is in the enable state.
9. DMACSoftBReq (DMAC Software Burst Request Register)

Address = (0xF410_0000) + (0x0020)

| Bit | Bit Symbol | $\begin{aligned} & \text { Typ } \\ & \text { e } \end{aligned}$ | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:15] | - | - | Undefined | Read as undefined. Write as zero. |
| [14] | SoftBReq14 | R/W | OyO | DMA burst request of LCDDA by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [13] | SoftBReq13 | R/W | OyO | DMA burst request of SSP1 receive by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst equest |
| [12] | SoftBReq12 | R/W | OyO | DMA burst request of SSP1 transmit by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [11] | SoftBReq11 | R/W | Oy0 | DMA burst request of $I^{2}$ S1by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [10] | SoftBReq10 | R/W | OyO | DMA burst request of $I^{2} S O$ by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [9] | SoftBReq9 | R/W | OyO | DMA burst request of SDHC SD buffer read by software <br> Oy0: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [8] | SoftBReq8 | R/W | OyO | DMA burst request of SDHC SD buffer write by software <br> 0y0: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [7] | SoftBReq7 | R/W | OyO | DMA burst request of UART2 recevie by software <br> Oy0: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [6] | SoftBReq6 | R/W | OyO | DMA burst request of UART2 transimit by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [5] | SoftBReq5 | R/W | OyO | DMA burst request of CMSI by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [4] | SoftBReq4 | R/W | OyO | DMA burst request of NANDCO by software <br> 0yO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [3] | SoftBReq3 | R/W | OyO | DMA burst request of SSPO receive by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |
| [2] | SoftBReq2 | R/W | OyO | DMA burst request of SSPO transmit by software OyO: Invalid when data write 0y1: Generate a DMA burst request |
| [1] | SoftBReq1 | R/W | OyO | DMA burst request of UARTO receive by software Oy0: Invalid when data write 0y1: Generate a DMA burst request |
| [0] | SoftBReq0 | R/W | OyO | DMA burst request of UARTO transmit by software <br> OyO: Invalid when data write <br> 0y1: Generate a DMA burst request |

[Description]
a. <SoftBReq[14:0]>

This register is used to set DMA burst transfer requests by software. Upon completion of a DMA burst transfer, the corresponding bit of SoftBReq [14:0] is cleared.

Note: Making DMA request by software and a hardware peripheral simultaneously is prohibited.

## 10. DMACSoftSReq (DMAC Software Single Request Register )

| Bit |  |  |  |  |  |  |  | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## [Description]

a. <SoftSReq[14:0]>

This register is used to configure the DMA single transfer requests by software. Upon completion of a DMA single transfer, the corresponding bit of SoftSReq [14:0] is cleared. When read the data, the status is read from the DMA single request state including the peripheral requirement.
11. DMACConfiguration (DMAC Configuration Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:3] | - | - | Undefined | Read as undefined. Write as zero. |
| [2] | M2 | R/W | OyO | DMA2 endianness <br> OyO: Little endian mode <br> 0y1: Reserved |
| [1] | M1 | R/W | OyO | DMA1 endianness <br> OyO: Little endian mode <br> 0y1: Reserved |
| [0] | E | R/W | Oy0 | DMA circuit control OyO: Stopped 0y1: Active |

[Description]
a. $<\mathrm{E}>$

Write/read operation can be executed to any of the DMAC registers only when the DMA circuit is avtive. To perform DMA operation, the DMA circuit must always be active.

## 12. DMACCOSrcAddr (DMAC Channel0 Source Address Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :---: | :---: | :---: |

[Description]
a. <SrcAddr>

Software configures each register directly before the channel is enabled. When the DMAchannel is enabled, the register is updated as the destination address is incremented and by following the linked list when a complete packet of data has been transferred. Reading the register when the channel is active does not provide useful information. This is because by the time the software has processed the value read, the channel might have progressed. It is intended to be read-only when a channel has stopped. In this case, it shows the destination address of the last item read.

When transfer is taking place, don't update this register. If you want to change the channel configurations, you must disable the channel first with the DMACCxConfiguration register and then reconfigure the relevant register.

- DMACCxSrcAddr (DMAC Channel x Source Address Register) ( $\mathrm{x}=0$ to 7)

The structure and explanation of these registers are same as DMACC0SrcAddr.
Please refer to the explanation of DMACC0SrcAddr.
For the name and addresse of these registers, please refer to Table 3.8.3.
13. DMACCODestAddr (DMAC Channel0 Destination Address Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 410 \_0000\right)+(0 \times 0104)$ |
| :---: | :---: | :---: | :---: | :---: |
| $[31: 0]$ | DestAddr | R/W | $0 \times 00000000$ | Set the DMA transfer destination address |

[Description]
a. <DestAddr>

When transfer is taking place, don't update this register. If you want to change the channel configuration, you must disable the channel first with the DMACCxConfiguration register and then reconfigure the relevant registers.

- DMACCxDestAddr (DMAC Channel x Destination Address Register) ( $\mathrm{x}=0$ to 7 )

The structure and explanation of these registers are same as DMACC0DestAddr.
Please refer to the explanation of DMACC0DestAddr.
For the name and address of these registers, please refer to Table 3.8.3.
14. DMACCOLLI (DMAC ChannelO Linked List Item Register)

Address = (0xF410_0000) + (0x0108)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | LLI | R/W | 0x00000000 | Set the start address of the next transfer information |
| $[1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | LM | R/W | 0y0 | AHB master for storing LLI: <br> 0y0: DMA1 <br> 0y1: DMA2 |

[Description]
a. <LLI>

The value set to <LLI> must be within 0xFFFF_FFF0.
If the LLI is 0 , then the current LLI is the last in the chain, and the DMA channel is disabled after all DMA transfers associated with it are completed.

- DMACCxLLI (DMAC Channel $x$ Linked List Item Register) ( $x=0$ to 7)

The structure and explanation of these registers are same as DMACC0LLI.
Please refer to the explanation of DMACCOLLI.
For the name and addresse of these registers, please refer to Table 3.8.3.

## 15. DMACCOControl (DMAC Channel0 Control Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31] | 1 | R/W | OyO | Terminal count interrupt enable register when using the scatter/gather function <br> 0y0: Disable <br> 0y1: Enable |
| [30] | Prot[3] | R/W | OyO | Control cache permission HPROT[3] <br> Oy0: Noncacheable <br> 0y1: Cacheable |
| [29] | Prot[2] | R/W | OyO | Control buffer permission HPROT[2] Oy0: Nonbufferable <br> 0y1: Bufferable |
| [28] | Prot[1] | R/W | Oyo | Control privileged mode HPROT[1] 0y0: User mode <br> 0y1: Privileged mode |
| [27] | DI | R/W | Oy0 | Increment the transfer destination address <br> 0y0: Do not increment <br> 0y1: Increment |
| [26] | SI | R/W | OyO | Increment the transfer source address <br> OyO: Do not increment <br> 0y1: Increment |
| [25] | D | R/W | Oyo | Transfer destination AHB Master 0y0: DMA1 <br> 0y1: DMA2 |
| [24] | S | R/W | OyO | Transfer source AHB Master 0y0: DMA1 <br> 0y1: DMA2 |
| [23:21] | Dwidth[2:0] | R/W | 0y000 | Transfer destination bit width Oy000: Byte (8 bits) 0y001: Half-word (16 bits) 0y010: Word (32 bits) other: Reserved |
| [20:18] | Swidth[2:0] | R/W | 0y000 | Transfer source bit width 0y000: Byte (8 bits) 0y001: Half-word (16 bits) 0y010: Word (32 bits) other: Reserved |
| [17:15] | DBSize[2:0] | R/W | 0y000 | Transfer destination burst size: <br> 0y000 1 beat <br> 0y001 4 beats <br> 0y010: 8 beats <br> 0y011: 16 beats <br> 0y100: 32 beats <br> 0y101: 64 beats <br> $0 y 110: 128$ beats <br> 0y111: 256 beats |
| [14:12] | SBSize[2:0] | R/W | 0y000 | Transfer source burst size: <br> 0y000: 1 beat <br> 0y001: 4 beats <br> 0y010: 8 beats <br> 0y011: 16 beats <br> 0y100: 32 beats <br> 0y101: 64 beats <br> 0y110: 128 beats <br> 0y111: 256 beats |
| [11:0] | TransferSize | R/W | 0x000 | Set the total transfer count |

[Description]
a. <Swidth[2:0]>

The transfer source bit width must be an integral multiple of the transfer destination bit width.
b. <DBSize[2:0]>

Note: The burst size set in DBsize is unrelated to HBURST of the AHB bus.
c. <SBSize[2:0]>

Note: The burst size set in SBsize is unrelated to HBURST of the AHB bus.
d. <TransferSize>

Specifies the total number of transfers when the DMAC is operating as a flow controller. The <TransferSize> value decrements with respect to each DMA transfer until it reaches 0 . On read, the number of transfers yet to be performed is read.

The total transfer count should be specified in units of the transfer source bit width.
Examples:

| $\leq$ Swidth $>$ |  | Transfer count unit |
| :---: | :---: | :---: |
| 8 bits |  | byte |
| 16 bits |  | half-word |
| 32 bits | word |  |

Note: If the transfer source bit length is smaller than the transfer destination bit length, caution is required in specifying the total transfer count. Make sure that the following equation is satisfied.

Transfer source bit length $\times$ Total transfer count $=$ Transfer destination bit length $\times \mathrm{N}$ N : Integer

- DMACCxControl (DMAC Channel $x$ Control Register) ( $\mathrm{x}=0$ to 7 )

The structure and explanation of these registers are same as DMACC0Control.
Please refer to the explanation of DMACC0Control.
For the name and addresse of these registers, please refer to Table 3.8.3.
16. DMACC0Configuration (DMAC Channel0 Configuration Register)

| Bit | Bit <br> Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:19] | - | - | Undefined | Read as undefined. Write as zero. |
| [18] | Halt | R/W | OyO | OyO: DMA requests accepted <br> 0y1: DMA requests ignored |
| [17] | Active | RO | Oy0 | Read: Oy0: No data in the FIFO <br> Oy1: The FIFO has data <br> Write: Invalid |
| [16] | Lock | R/W | OyO | 0y0: Disable lock transfers 0y1: Enable lock transfers |
| [15] | ITC | R/W | OyO | Terminal count interrupt enable register OyO: Disable interrupts <br> Oy1: Enable interrupts |
| [14] | IE | R/W | OyO | Error interrupt enable register <br> Oy0: Disable interrupts <br> $0 y 1$ : Enable interrupts |
| [13:11] | FlowCntrl | R/W | Oy000 | FlowCntrl <br> set value Transfer Mode <br> Oy000 Memory to Memory <br> Oy001 Memory to Peripheral <br> Oy010 Peripheral to Memory <br> Oy011 Peripheral to Peripheral <br> Oy100-0y111: Reserved  |
| [10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9:6] | DestPeripheral | R/W | Oy000 | Transfer destination peripheral (Note1) 0y000-0y1111 |
| [5] | - | - | Undefined | Read as undefined. Write as zero. |
| [4:1] | SrcPeripheral | R/W | Oy000 | Transfer source peripheral (Note1) 0y000-0y1111 |
| [0] | E | R/W | OyO | Channel enable <br> OyO: Disable <br> 0y1: Enable |

Note: Please refer to Table 3.8.2 DMA request number chart.
[Description]
a. < FlowCntrl>

This bit sets the transfer mode.
0y000: Memory to Memory
0y001: Memory to Peripheral
0y010: Peripheral to Memory
0y011: Peripheral to Peripheral
0y100 to 0y111: Reserved
Note: When you selected Memory-to-Memory, hardware start triggered by DMA is not supported. Transfer is started by writing <E>= 1 .
b. <DestPeripheral>

This is a DMA request peripheral number in binary.
This setting will be ignored if memory is specified as the transfer destination.
c. <SrcPeripheral>

This is a DMA request peripheral number in binary.
This setting will be ignored if memory is specified as the transfer source.
d. $<\mathrm{E}>$

This bit is used to enable or disable the channel. If the channel is disabled during a transfer, the data in the channel's FIFO will be lost. To re-start, the channel must be reset.
To temporarily stop DMA transfer, use the $<$ Halt> bit to disable DMA requests, poll the <Active> bit until it becomes 0 , and then clear the $<\mathrm{E}>$ bit to disable the channel.

- DMACCxConfiguration (DMAC Channel x Configuration Register)( $\mathrm{x}=0$ to 7)

The structure and description of these registers are same as DMACC0Configuration. Please refer to the description of DMACC0Configuration.

The name and addresse of these registers, please refer to Table 3.8.3.

- DMAC configuration flow

Ex: using DMAC ch1, transfer from Memory to built-in FIFO of $I^{2}$ S
Total transfer data size: 32 words
Transfer count unit: Swidth $=$ Word
Total transfer count: 32 counts


Note: Please set Burst size equivalent to the FIFO size of Peripheral.

### 3.8.4 Special Function

1) Scatter/gather function

When a part of image data is cut off and transferred, the image data is not be handled as consecutive data. The addresses of the image data to be transferred are scattered according to specific rule. Since DMA can only transfer data to consecutive addresses, the transfer settings must be reconfigured each time a gap occurs in the sequence of transfer addresses.


The scatter/gather function enables a continuous DMA operation without involving the CPU by allowing the transfer settings (source address, destination address, transfer count, transfer bus width) to be re-loaded each time a specified number of DMA transfers have been completed. This is done by using the linked lists (LLI)..

The scatter/gather function is controlled by setting the DMACCxLLI register to 1 .
A linked list includes information comprised of the following four words:

1) DMACCxSrcAddr
2) DMACCxDestAddr
3) DMACCxLLI
4) DMACCxControl

It is also possible to generate interrups in conjunction with the scatter/gather function.
An interrupt can be generated after each LLI operation by setting the terminal count interrupt enable bit of the DMACCxControl register. If enabled, additional operations (e.g. adding conditions, branch etc.) during transfer using linked lists can be executed. An interrupt can be cleared by configuring the corresponding bit of the DMACIntTCClear register.
2) Linked list operation

To use the scatter/gather function, a series of linked lists should be created to define source and destination data areas.

LLI enables to transfer unordered multiple blocks sequentially. Each LLI transfers data based on the configuration of normal DMA continuous transfer. Upon completion of each DMA transfer, the next LLI is loaded to continuously perform DMA opration (daisy-chained operation).

The following shows a setting example:

1. Set the information for the first DMA transfer to the DMA registers.
2. Write the information for the second and subsequent transfers to the memory space of the address specified by "next LLI AddressX".
3. To finish the linked list operation with the Nth DMA transfer, set "next LLI AddressX" to 0x00000000.


Example: When transferring data in the area enclosed by the square

| Ox00200 OxOOEOO |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| OxOA000 |  |  |  |  |
| OxOBOOO |  |  |  |  |
| OxOC000 |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

DMACCxSrcAddr:
DMACCxDestAddr:
DMACCxLLI:
DMACCxControl:

0x0A200
Destination address 1
$0 \times 200000$
Set the number of burst transfers, etc.

Linked List


## 3．9 Port Functions

The list of the port pin functions and input－output port programming show how to configure each pin．
Information on power sources is also provided as different power sources are used for individual external pins．

Table 3．9．1 TMPA900CM pin assignment（dedicated pins）

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\infty$ | $\checkmark$ | N | $\infty$ | $\bigcirc$ | $\wedge$ | $๑$ | $\bigcirc$ | $\checkmark$ | $\infty$ | $\checkmark$ |
| 음 |  |  |  |  |  |  |  | 1 | $$ | $\begin{aligned} & \hline \sum_{00}^{0} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\overrightarrow{\times}$ | $\sum_{\sum_{U}^{U}}^{N}$ | $\underset{\vdash}{\stackrel{\searrow}{\mathrm{U}}}$ | 㝓 | 은 | － |
| － |  |  |  |  |  |  |  | 1 | 㐫 | $\begin{array}{ll} \sum_{0}^{1} & i \\ 0 . \\ 0.0 \\ 0 & 0 \\ 0 & 0 \\ 0 \end{array}$ | $\begin{aligned} & \text { Z } \\ & \text { U } \\ & 0 \\ & \sum_{0} \\ & \hline \end{aligned}$ | ※ |  | $\sum_{\vDash}^{\infty}$ | 合 | $\stackrel{1}{9}$ | U |
| $\stackrel{\text { N }}{\sim}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \stackrel{\rightharpoonup}{\delta} \\ & \stackrel{\sim}{\mu} \\ & \sum_{\omega}^{0} \end{aligned}$ |  | $\sum_{0}^{0}$ 0 0 0 | $\begin{aligned} & \text { Q } \\ & \stackrel{0}{0} \\ & \vdots \end{aligned}$ | $\stackrel{\rightharpoonup}{\times}$ | $\begin{aligned} & \text { O} \\ & \stackrel{y}{*} \\ & \underset{\sim}{u} \end{aligned}$ | $\stackrel{\bar{\square}}{ }$ | 1 | ก | 1 |
| $\stackrel{m}{\stackrel{m}{ \pm}}$ | 깡 |  | $\underset{\sim}{9}$ | $\underset{\sim}{~}$ |  |  |  | $\begin{aligned} & \text { ō } \\ & \text { U} \\ & \sum_{0}^{0} \end{aligned}$ | $$ | $\begin{aligned} & \sum_{0}^{0} \\ & 0 \\ & 0, \\ & \sum_{0}^{0} \end{aligned}$ | 1 | ̌ | ， | $\begin{aligned} & \text { E } \\ & \text { n } \\ & \end{aligned}$ |  | $\stackrel{\sim}{\square}$ | 足 |
| $\stackrel{ \pm}{\overline{0}}$ | $\stackrel{\rightharpoonup}{0}$ | $\stackrel{\rightharpoonup}{\square}$ | $\stackrel{\sim}{0}$ | $\stackrel{\rightharpoonup}{0}$ | $\underset{\sim}{x}$ | $\stackrel{\rightharpoonup}{4}$ | $\stackrel{N}{4} \mid$ | $\begin{aligned} & \hline \stackrel{n}{i n} \\ & \sum_{i}^{0} \\ & \sum_{n} \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \stackrel{0}{\infty} \\ & \sum_{0}^{0} \end{aligned}$ | $\sum_{n}^{\sum_{n}^{5}}$ | $\begin{aligned} & \text { Oin } \\ & 0 \\ & 0 \\ & 0 \\ & \sum_{0} \\ & \hline \end{aligned}$ |  | 1 | $\begin{aligned} & \text { Y } \\ & \hline \underset{\sim}{2} \end{aligned}$ | $\stackrel{n}{2}$ | $\stackrel{\square}{\square}$ | $\xrightarrow{\square}$ |
| $\stackrel{\circ}{\stackrel{\circ}{0}}$ |  |  |  |  |  |  |  | 1 |  |  | $\begin{aligned} & \overrightarrow{\tilde{0}} \\ & 0 \\ & 0 \\ & 0 \\ & 0.0 \\ & 0 \end{aligned}$ | 1 | 1 | $\stackrel{\circ}{\ominus}$ | 1 | $\stackrel{\sim}{\square}$ | 1 |
| $\stackrel{0}{\frac{1}{0}}$ |  |  |  |  |  |  |  | 1 | U | 発 | $\begin{aligned} & \hline \frac{Z}{2} \\ & \stackrel{1}{U} \\ & \sum_{0} \\ & \hline \end{aligned}$ | 䢒 | $\begin{aligned} & \text { 음 } \\ & \hline \end{aligned}$ | 1 | ， | $\stackrel{\circ}{\circ}$ | 1 |
| $\stackrel{N}{\text { N }}$ |  |  |  |  |  |  |  | ¢ U $\sum_{0}^{0}$ | ， |  | 1 | $\sum_{<}^{-1}$ | $\sum_{\text {오 }}$ | 1 | ， | へ | ， |
| $\frac{.0}{\frac{0}{4}}$ | あ | $\cdots$ | U | 心 | 山 | 山 | 以 | ェ | 3 | 㐫 | 山 | $\sum_{n}$ | $\cdots$ | © | $\stackrel{\sim}{6}$ | ゅ | $\checkmark$ |
|  |  |  |  |  |  |  | $\stackrel{\text { İ }}{\substack{\text { E }}}$ |  |  |  |  |  |  | $\stackrel{0}{5}$ | $\begin{aligned} & \tilde{\sim} \\ & \tilde{S} \end{aligned}$ |  | ＋ |
| $\begin{aligned} & \overline{0} \\ & \sum_{i}^{2} \\ & 0 \\ & 0 \\ & 0 \\ & \vdots \end{aligned}$ |  |  |  |  |  |  | ${ }_{0}$ |  |  |  |  |  |  | O | $\begin{aligned} & 0 \\ & \stackrel{m}{c} \\ & \stackrel{N}{e} \\ & \stackrel{0}{<} \end{aligned}$ |  | O |

Note 1：Dedicated pins（with no port function）．
Note 2：The alias＂$S x$＂in the table above is only a symbol and does not have any general－purpose port function．

Table 3．9．2 TMPA900CM pin assignment（dual－purpose pins）

| $\begin{aligned} & \text { 㚜 } \\ & \text { 힘 } \\ & \text { 잉 } \end{aligned}$ |  | ＊ | $\sim$ |  | $\sim$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{a}} \\ & \stackrel{0}{0} \end{aligned}$ | ¢ | $\stackrel{\widehat{O}}{\mathrm{O}}$ | $\stackrel{\widehat{o n}}{\substack{\mathrm{O}}}$ | ¢ | $\underset{\sim}{\mathrm{o}}$ | $\underset{\infty}{\widehat{O}}$ | $\underset{\infty}{\stackrel{O}{0}}$ | $\underset{\infty}{\stackrel{O}{0}}$ | $\underset{\sim}{O}$ | $\begin{gathered} \frac{\mathrm{O}}{\bar{y}} \end{gathered}$ | $\underset{\infty}{\stackrel{O}{0}}$ | O | $\underset{\infty}{\hat{O}}$ | $\underset{\infty}{\hat{O}}$ | $\underset{\infty}{\hat{O}}$ |
|  | $\rightarrow$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |
|  | $\checkmark$ |  | $\checkmark$ | $\sim$ | $\checkmark$ |  |  |  |  |  | － | $\checkmark$ |  |  |  |
|  | ＊ | － | ๑ | $\infty$ | $\sim$ | $\infty$ | $\infty$ | $\infty$ | ๑ | $\checkmark$ | $\infty$ | m | $\infty$ | $\infty$ | $\infty$ |
| $\stackrel{\circ}{\text { in }}$ | 은 | \％ | 1 | $\stackrel{\circ}{<}$ | 1 | $$ | $\stackrel{\square}{\square}$ | $\begin{aligned} & 0 \\ & 0 \\ & \Delta \end{aligned} \sum_{0}^{0}$ |  | $\begin{aligned} & \text { N } \\ & \substack{1\\ } \end{aligned}$ |  |  | $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{0}{0} \\ & \text { in } \end{aligned}$ | 응 |  |
| $\stackrel{7}{i}$ | $\stackrel{\rightharpoonup}{\underline{\Sigma}}$ | $\stackrel{\rightharpoonup}{\text { ¢ }}$ | 1 | 家 | 1 | $\begin{array}{\|l\|} \hline \stackrel{\rightharpoonup}{U} \\ 0 \\ O \\ 0 \\ 0 \end{array}$ | ¢ | $\stackrel{i}{0} \sum_{0}^{n}$ | $\begin{aligned} & \text { Y } \\ & \text { U } \\ & \text { O} \\ & \text { NO } \\ & \text { On } \end{aligned}$ | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{n} \\ & \end{aligned}$ |  | 5 5.5 0.0 040 0 | $\begin{aligned} & \text { Y } \\ & \text { U } \\ & \text { io } \end{aligned}$ |  | $\sum_{\substack{\text { ¢ }}}^{\text {¢ }}$ |
| $\stackrel{\sim}{\infty}$ | $\stackrel{\text { N }}{\text { T }}$ | N | $\sum_{\text {a }}^{\text {u }}$ | N | 1 | $\begin{array}{\|l\|} \hline \stackrel{y}{c} \\ \text { ion } \\ \text { O} \\ 0 \\ \hline \end{array}$ | $\stackrel{9}{9}$ | $\stackrel{\infty}{\infty} \sum_{0}^{N}$ |  | $\begin{aligned} & \text { O} \\ & \text { N } \\ & \text { సे } \\ & \text { N్ } \end{aligned}$ | $\begin{aligned} & 5 \\ & \stackrel{5}{6} \\ & \hline 0 \end{aligned}$ | $\stackrel{\text { I }}{\underset{Z}{2}}$ | $\begin{aligned} & \text { O} \\ & \text { O} \\ & \text { in } \end{aligned}$ | $\tilde{o}_{\sim}^{\sim}$ | 宸 |
| $\stackrel{m}{\stackrel{\infty}{\infty}}$ | $\frac{m}{\square}$ | $\begin{aligned} & \text { N } \\ & \underline{2} \end{aligned}$ |  | $\sum_{<}^{\sim}$ | 1 | $\begin{array}{\|l} \hline \stackrel{m}{c} \\ \text { ion } \\ 0 \\ 0 \\ 0 \end{array}$ | $\stackrel{7}{\square}$ | $\stackrel{a}{a}_{\Delta}^{0} \sum_{0}^{0}$ |  |  | $\begin{aligned} & \overline{0} \\ & \text { O} \\ & \text { O} \end{aligned}$ |  | $\begin{aligned} & \overline{\mathrm{O}} \\ & \text { in } \end{aligned}$ |  | 岗 |
| $\stackrel{ \pm}{ \pm}$ | 1 | 1 | $\begin{aligned} & \text { re } \\ & \stackrel{5}{5} \\ & 0 \\ & 0 \\ & \sum_{n}^{N} \end{aligned}$ | $\sum_{<}^{ \pm} \frac{x}{\Sigma}$ |  | 0 $\sum_{0}$ 0 0 0 0 |  | $\stackrel{N}{0}$ | $\underset{U}{U}$ N్N N |  |  |  | $\stackrel{\rightharpoonup}{x}$ | 号管 | 碞 |
| $\stackrel{\circ}{\stackrel{\circ}{0}}$ | 1 | 1 | 1 | $\sum_{<}^{n} \underset{\Sigma}{\Sigma}$ |  | $\begin{array}{\|l\|} \hline 0 \\ \sum_{0} \\ 0 \\ 0 \\ 0 \end{array}$ | $$ | ت̇ㄷ |  |  |  |  | $\begin{aligned} & 0 \\ & \stackrel{x}{x} \\ & \underset{J}{7} \end{aligned}$ | $\stackrel{\circ}{\circ}$ |  |
| $\stackrel{\circ}{\text { in }}$ | 1 | 1 | $\begin{aligned} & \bar{Z} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \overrightarrow{0} \underset{\sim}{x} \\ & \underset{\sim}{x} \\ & \underset{\sim}{x} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{O} \\ & 0 \\ & 0 \end{aligned}$ | $\stackrel{\stackrel{y}{\text { M }}}{\substack{1}}$ | ${\underset{\sim}{N}}^{\sim} \sum_{0}^{\circ}$ |  |  | 皆宸 |  | ¢ $\stackrel{5}{0}$ $J$ | \％ |  |
| － | 1 | 1 |  |  |  | צ U U un | $\begin{aligned} & n \\ & 0 \\ & \sum_{0}^{\infty} \\ & \hline \end{aligned}$ | ${\underset{\sim}{\tilde{N}}}_{\substack{0}}^{0}$ |  |  | $\begin{aligned} & \text { © } \\ & \text { © } \\ & \stackrel{\text { rons }}{5} \end{aligned}$ |  | $\begin{aligned} & \mathscr{\infty} \\ & \underset{\sim}{x} \end{aligned}$ | Nồ | $\stackrel{\square}{\square}$ |
| － | ¢ | ＠ | 0 | Q | 吕 | O | 2 | 믐 | ¢ | ミ | z | 뜸 | 5 | ， | 2 |
|  |  | ¢ |  |  | へ⿹弋工力 | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \text { 号 } \\ & \text { in } \end{aligned}$ |  |  | $\stackrel{\sim}{\circ}$ | $\begin{aligned} & \underset{\sim}{N} \end{aligned}$ |  |  |  | $\begin{array}{ll} 0 & 0 \\ 2 \\ 2 & 0 \\ \hline \end{array}$ | $\begin{array}{ll} 0 & 0 \\ 2 \\ 2 & 0 \\ \hline \end{array}$ |
|  |  | ¢ |  |  | $\begin{aligned} & \text { O} \\ & \text { N} \\ & \text { U } \\ & 0 \end{aligned}$ | O U U O |  |  | O S U 0 |  | $\begin{aligned} & \text { O} \\ & \text { O} \\ & \text { U } \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { ¿ } \\ & \text { U } \\ & \hline \end{aligned}$ | O U O d | O U O O | O |

Table 3.9.3 TMPA900CM address and initial value table


## 3．9．1 Data Registers

［Notes on data registers］
All data registers allow all the 8 bits to be read or written simultaneously．It is also possible to mask certain bits in reading from or writing to the data registers．
Data registers allow accesses to a 256 －address space（ $0 \times 0000$ to $0 \times 03 F C$ ）．（Assume that addresses are shifted to the high－order side by 2 bits．The lower 2 bits have no meaning． Valid addresses exist at every 4 addresses，such as $0 \times 000,0 x 0004$ ，and so on．）

Accesses to the 256 －address space are done through the same data register．Valid bits vary according to the address to be accessed．
Bits［9：2］of the address to be accessed correspond to bits［7：0］of the data register． Address bits that are 1 are accessed in the data register and address bits that are 0 are masked．

| Address［9：2］ | Bit9 | Bit8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit mask | bm7 | bm6 | bm5 | bm4 | bm3 | bm2 | bm1 | bm0 |

－Example：Writing $0 \times 93$ to address $0 \times 00 \mathrm{E} 8$ of Port T by using bit masks

－Example：Reading 0x12 from address 0x00E8 of Port T by using bit masks
ビットマスク読み出し例


Note：All the bits are valid in accessing $0 \times 03 F C$ ，and no bits are valid in accessing $0 \times 0000$ ．

### 3.9.2 Port Function Settings

This section describes the settings of Port A through Port V that can also function as general-purpose ports. Each port should basically be accessed in word (32-bit) units.

### 3.9.2.1 Port A

Port A can be used not only as a general-purpose input pin with pull up but also as key input pin.
By enabling interrupts, Port A is used as key input pins (KI3-KI0).
Port A can be used without pull up. Please refer to Section 3.26 PMC.

General-purpose input setting

| Function | Interrupt Enable |
| :---: | :---: |
| General-purpose input | GPIOAIE |
|  | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Input | Input | Input | Input |

Note: All bits are provided with pull up resisters.

| Key input function setting |  |
| :--- | :---: |
| Function | Interrupt Enable |
| Key input | GPIOAIE |
|  | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | KI 3 | KI 2 | KI 1 | KIO |

Note: All bits support the interrupt function. All bits are provided with pull up resisters.
Base address $=0 \times F 080 \_0000$

| Register <br> Name | Address <br> (base+) | Description |
| :--- | :--- | :--- |
| GPIOADATA | $0 \times 03 F C$ | PortA Data Regisiter |
| Reserved | $0 \times 0400$ |  |
| Reserved | $0 \times 0424$ |  |
| Reserved | $0 \times 0428$ | Port A Interrupt Select Register (Level and Edge) |
| GPIOAIS | $0 \times 0804$ | Port A Interrupt Select Register (Single edge and Both edge) |
| GPIOAIBE | $0 \times 0808$ | Port A Interrupt Select Register <br> (Falling edge/Low level and Rising edge/High level) |
| GPIOAIEV | $0 \times 080 \mathrm{C}$ | Port A Interrupt Enable Register |
| GPIOAIE | $0 \times 0810$ | Port A Interrupt Status Register (Raw) |
| GPIOARIS | $0 \times 0814$ | Port A Interrupt Status Register (Masked) |
| GPIOAMIS | $0 \times 0818$ | Port A Interrupt Clear Register |
| GPIOAIC | $0 \times 081 C$ |  |

1. GPIOADATA (Port A Data Register)

|  | Address $=\left(0 x F 080 \_0000\right)+(0 x 03 F C)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit <br> Symbol | Type | Reset <br> Value | Bit <br> Mask | Description |  |
| $[31: 4]$ | - | - | Undefined | - | Read as undefined. Write as zero. |
| $[3: 0]$ | PA[3:0] | RO | 0xF | Bm3:0 | Port A data register |

[Description]
a. <PA[3:0]>

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOAIS (Port A Interrupt Select Register (Level and Edge))

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Written as zero. |
| [3:0] | PA3IS to PAOIS | R/W | 0x0 | Port A interrupt sensitivity register (for each bit) <br> Oy0: Edge-sensitive <br> 0y1: Level-sensitive |

[Description]
a. <PA3IS to PA0IS>

Interrupt sensitivity register: Selects edge-sensitive or level-sensitive.
0y0: Edge-sensitive
$0 y 1$ : Level-sensitive
3. GPIOAIBE (Port A Interrupt Select Register (Single edge and Both edge))

Address $=\left(0 x F 080 \_0000\right)+(0 \times 0808)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[3: 0]$ | PA3IBE to AOIBE | R/W | $0 \times 0$ | Port A interrupt both-edge register (for each bit) <br> Oy0: Single edge <br> Oy1: Both-edge |

[Description]
a. $<\mathrm{PA} 3 \mathrm{IBE}$ to PA0IBE>

Interrupt both-edge register: Selects single edge or both-edge.
0y0: Single edge
$0 y 1$ : Both-edge
4. GPIOAIEV (Port A Interrupt Select Register ("Falling edge/Low level" and "Rising edge/High level"))

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Written as zero. |
| [3:0] | PA3IEV to PAOIEV | R/W | 0x0 | Port A interrupt event register (for each bit) <br> 0y0: Falling edge/Low level <br> $0 y 1$ : Rising edge/High level |

[Description]
a. <PA3IEV to PAIEV>

Interrupt event register: Selects falling edge or rising edge for edge-sensitive interrupts, and Low level or High level for level-sensitive interrupts.
0y0: Falling edge/Low level
$0 y 1$ : Rising edge/High level
5. GPIOAIE (Port A Interrupt Enable Register)

Address $=\left(0 x F 080 \_0000\right)+(0 \times 0810)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[3: 0]$ | PA3IE to PAOIE | R/W | $0 \times 0$ | Port A interrupt enable register (for each bit) <br> Oy0: Disable <br> Oy1: Enable |

[Description]
a. <PA3IE to PA0IE>

Interrupt enable register: Enables or disables interrupts.
0y0: Disable
0y1: Enable
6. GPIOARIS (Port A Interrupt Status Register (Raw))

Address $=\left(0 x F 080 \_0000\right)+(0 \times 0814)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. |
| $[3: 0]$ | PA3RIS to PAORIS | RO | $0 \times 0$ | Port A interrupt raw status register (for each bit) <br> OyO: Not requested <br> 0y1: Requested |

[Description]
a. <PA3RIS to PA0RIS>

Interrupt raw status register: Monitors the interrupt status before being masked by the interrupt enable register.

0y0: Not requested
$0 y 1$ : Requested
7. GPIOAMIS (Port A Interrupt Status Register (Masked))

Address $=\left(0 x F 080 \_0000\right)+(0 x 0818)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. |
| $[3: 0]$ | PA3MIS to PA0MIS | RO | $0 \times 0$ | Port A masked interrupt status register <br> (for each bit) <br> Oy0: Not requested <br> 0y1: Requested |

[Description]
a. <PA3MIS to PA0MIS>

Masked interrupt status register: Monitors the interrupt status after masking.
0y0: Not requested
$0 y 1$ : Requested
8. GPIOAIC (Port A Interrupt Clear Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Written as zero. |
| [3:0] | PA3IC to PAOIC | wo | 0x0 | Port A interrupt clear register (for each bit) OyO: Invalid <br> Oy1: Clear |

[Description]
a. <PA3IC to PA0IC>

Interrupt clear register: Clears edge-sensitive interrupts.
0y0: Invalid
0y1: Clear

### 3.9.2.2 Port B

Port B can be used not only as general-purpose output pins but also as key output pins. By enabling open-drain output, Port B is used as key output (KO3-KO0).

General-Purpose Output Setting

| Function | Data Value | Oepn-Drain <br> Enable |
| :---: | :---: | :---: |
| General-purpose output | GPIOBDATA | GPIOBODE |
|  | $*$ | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Output | Output | Output | Output |

Key Output Setting

| Function | Data Value | Oepn-Drain <br> Enable |
| :---: | :---: | :---: |
| Key output | GPIOBDATA | GPIOBODE |
|  | $*$ | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | KO 3 | KO 2 | KO 1 | KO |

Note: 3 to 0 bits support open-drain mode.

| Register <br> Name | Address <br> (base + ) | Description |
| :--- | :--- | :--- |
| GPIOBDATA | $0 \times 03 F C$ | Port B Data Register |
| Reserved | $0 \times 0424$ |  |
| Reserved | $0 \times 0428$ |  |
| GPIOBODE | $0 \times 0 C 00$ | Port B Open-drain Output Enable Register |

1. GPIOBDATA (Port B Data Register)

|  | Address $=\left(0 x F 080 \_1000\right)+(0 \times 03 F C)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| $[31: 4]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[3: 0]$ | PB[3:0] | R/W | $0 \times 0$ | Bm3:0 | Port B data register |

[Description]
a. $<\mathrm{PB}[3: 0]>$

Data register: Stores data.
See notes on data registers for bit masking.
2. GPIOBODE (Port B Open-drain Output Enable Register)

Address $=\left(0 \times F 080 \_1000\right)+(0 \times 0 C 00)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[3: 0]$ | PB3ODE to PB0ODE | R/W | $0 \times 0$ | Port B open-drain output enable register <br> (for each bit) <br> 0y0: Push-Pull output <br> 0y1: Open-drain (Pch disabled) output |

[Description]
a. <PB3ODE to PB0ODE>

Open-drain output enable register: Selects Push-Pull ourput or open-drain output. 0y0: Push-Pull output
$0 y 1$ : Open-drain (Pch disabled) output

### 3.9.2.3 Port C

The upper 2 bits (bits [7:6]) of Port C can be used as general-purpose input/output pins and the lower 3 bits (bits [4:2]) can be used as general-purpose output pins.
Port C can also be used as interrupt (INT9), I ${ }^{2} \mathrm{C}$ (I2C0DA, I2C0CL), low-frequency clock output (FSOUT), melody output (MLDALM), PWM output function (PWM0OUT, PWM2OUT), and USB Host power supply control function (USBOCn, USBPON). And with regard to PWE pin, please refer to NOTE described later for details.

General-purpose input and Interrupt settings

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General-purpose input <br> Interrupt | GPIOCDATA | GPIOCDIR | GPIOCFR1 | GPIOCFR2 | GPIOCIE | GPIOCODE |
|  | $*$ | 0 | 0 | 0 | $0 / 1$ | $*$ |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/INT9 | Input |  |  |  |  |  |  |

Note: Only bit 7 support the interrupt function.

General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOCDATA | GPIOCDIR | GPIOCFR1 | GPIOCFR2 | GPIOCIE | GPIOCODE |
|  | $*$ | 1 | 0 | 0 | 0 | $0 / 1$ |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output |  | Output | Output | Output |  |  |

Note: Bits 7 to 6 support open-drain mode.

PWE setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt <br> Enable | Open-Drain <br> Enable | PMC register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOCDATA | GPIOCDIR | GPIOCFR1 | GPIOCFR2 | GPIOCIE | GPIOCODE | PMCCTL |
|  | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $<$ PMCPWE> |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note) The Open-drain are bit 7 and bit 6.
$I^{2} \mathrm{C}$ setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOCDATA | GPIOCDIR | GPIOCFR1 | GPIOCFR2 | GPIOCIE | GPIOCODE |
|  | $*$ | $*$ | 1 | 0 | 0 | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

MLDALM setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOCDATA | GPIOCDIR | GPIOCFR1 | GPIOCFR2 | GPIOCIE | GPIOCODE |
|  | $*$ | $*$ | 1 | 0 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

USBOCn, USBPON, PWM output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USBHC | GPIOCDATA | GPIOCDIR | GPIOCFR1 | GPIOCFR2 | GPIOCIE | GPIOCODE |
|  | $*$ | $*$ | 0 | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USBOCn | USBPON |  | PWM2OUT | PWMOOUT |  |  |  |

## Note: about PC2 setting

This MCU implements power management circuity that can cut off power supply to circuit blocks other than some special circuits and I/O pins. For details, please refer to PMC chapter).
Even if the power of some internal circuits is cut off, the statuses of external IO can be held.
Care should be taken when controlling ports. Furthermore, please pay special attentioin to the PC2 port control due to its particular circuit configuration. The below chart shows an internal circuit connection diagram.

TMPA900CMXBG


- In PCM (Power Cut mode) mode, the general Port Function of PC2 can't be used.
- To use PC2 as a general port, please set GPIOCFR1<PC2F1>=0y0, GPIOCFR2<PC2F2> = $0 y 0$ and PMCCTL<PMCPWE $>=0 y 0$, PMCWV1<PMCCTLV $>=0 y 1$ in the PMC function and then the PMCCTL<PMCPWE> will be valid as " 0 " after to be read the bit of PMCWV1<PMCCTLV> to " 1 ".

| Set: | GPIOCFR1<PC2F1>=0y0 |
| :--- | :--- |
| Set: | GPIOCFR2<PC2F2>=0y0 |
| Set: | PMCCTL<PMCPWE>=0y0 |
| Set: | PMCWV1<PMCCTLV>=0y1 |
|  |  |
|  |  |
|  |  |
| Read: |  |
| Valid: | PMCWV1<PMCCTLV $>=0 y 1$ |

[^0]Base address = 0xF080_2000

| Register <br> Name | Address <br> (base+) |  |
| :--- | :--- | :--- |
| GPIOCDATA | $0 \times 03 F C$ | Port C Data Register |
| GPIOCDIR | $0 \times 0400$ | Port C Data Direction Register |
| GPIOCFR1 | $0 \times 0424$ | Port C Function Register 1 |
| GPIOCFR2 | $0 \times 0428$ | Port C Function Register 2 |
| GPIOCIS | $0 \times 0804$ | Port C Interrupt Select Register (Level and Edge) |
| GPIOCIBE | $0 \times 0808$ | Port C Interrupt Select Register (Single edge and Both edge) |
| GPIOCIEV | $0 \times 080 \mathrm{C}$ | Port C Interrupt Select Register <br> (Falling edge/Low level and Rising edge/High level) |
| GPIOCIE | $0 \times 0810$ | Port C Interrupt Enable Register |
| GPIOCRIS | $0 \times 0814$ | Port C Interrupt Status Register (Raw) |
| GPIOCMIS | $0 \times 0818$ | Port C Interrupt Status Register (Masked) |
| GPIOCIC | $0 \times 081 C$ | Port C Interrupt Clear Register |
| GPIOCODE | $0 \times 0 C 00$ | Port C Open-drain Output Enable Register |

1. GPIOCDATA (Port C Data Register)

Address $=\left(0 x F 080 \_2000\right)+(0 x 03 F C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Write as zero. |
| $[7: 6]$ | PC[7:6] | R/W | 0y11 | Bm7:6 | Port C data register |
| $[5]$ | - | - | Undefined | - | Read as undefined. Write as zero. |
| $[4: 2]$ | PC[4:2] | R/W | Oy011 | Bm4:2 | Port C data register |
| $[1: 0]$ | - | - | Undefined | - | Read as undefined. Write as zero. |

[Description]
a. <PC7,PC6,PC4,PC3,PC2>

Data register: Stores data.
See notes on data registers for bit masking.
2. GPIOCDIR (Port C Data Direction Register)

Address $=\left(0 x F 080 \_2000\right)+(0 x 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 6]$ | PC7C to PC6C | R/W | Oy00 | Port C data direction register (for each bit) <br> Oy0: Input <br> Oy1: Output |
| $[5]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[4: 2]$ | PC4C to PC0C | - | Oy111 | Must be written as 1. <br> Read as 1. |
| $[1: 0]$ | - | - | Undefined | Read as undefined. Write as zero. |

[Description]
a. <PC7C to PC6C>

Data direction register: Selects input or output when Port C is used as a general-purpose port.

0y0: Input
0y1: Output
3. GPIOCFR1 (Port C Function Register 1)

Address $=\left(0 x F 080 \_2000\right)+(0 x 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 6]$ | PC7F1 to PC6F1 | R/W | 0y00 | Port C function register 1 |
| $[5]$ | Reserved | R/W | $0 y 0$ | Must be written as 0. <br> Read as 0. |
| $[4: 2]$ | PC4F1 to PC2F1 | R/W | 0y000 | Port C function register 1 |
| $[1: 0]$ | Reserved | R/W | $0 y 00$ | Must be written as 0. <br> Read as 0. |

[Description]
a. <PC7F1 to PC6F1, PC4F1 to PC2F1>

Function register 1: Controls the function setting.
4. GPIOCFR2 (Port C Function Register 2)

Address $=\left(0 x F 080 \_2000\right)+(0 x 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 6]$ | PC7F2 to PC6F2 | R/W | 0y00 | Port C function register 2 |
| $[5]$ | Reserved | R/W | $0 y 0$ | Must be written as 0. <br> Read as 0. |
| $[4: 3]$ | PC4F2 to PC3F2 | R/W | $0 y 00$ | Port C function register 2 |
| $[2: 0]$ | Reserved | R/W | $0 y 000$ | Must be written as 0. <br> Read as 0. |

[Description]
a. <PC7F2, PC6F2, PC4F2 to PC3F2>

Function register 2: Controls the function setting.

Note: 1 can be set to only one of the function register 1 or the function register 2 at a time. These registers must not be written as 1 simultaneously even for an instant.

Table 3.9.4 Function register setting table

| Mode | GPIOCFR1 | GPIOCFR2 |
| :---: | :---: | :---: |
| General-purpose | 0 | 0 |
| Function 1 | 1 | 0 |
| Function 2 | 0 | 1 |
| Prohibited | 1 | 1 |

5. GPIOCIS (Port C Interrupt Select Register (Level and Edge))

Address $=\left(0 x F 080 \_2000\right)+(0 \times 0804)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PC7IS | R/W | 0y0 | Port C interrupt sensitivity register <br> Oy0: Edge-sensitive <br> Oy1: Level-sensitive |
| $[6: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. $<$ PC7IS $>$

Interrupt sensitivity register: Selects edge-sensitive or level-sensitive.
0y0: Edge-sensitive
$0 y 1$ : Level-sensitive
6. GPIOCIBE (Port C Interrupt Select Register (Single edge and Both edge))

Address $=\left(0 x F 080 \_2000\right)+(0 \times 0808)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PC7IBE | R/W | 0y0 | Port C interrupt both-edge register <br> 0y0: Single edge <br> 0y1: Both-edge |
| $[6: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PC7IBE>

Interrupt both-edge register: Selects the trigger mode from single edge and both-edge.
0y0: Single edge
0y1: Both-edge
7. GPIOCIEV (Port C Interrupt Select Register ("Falling edge/Low level" and "Rising edge/High level"))

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7] | PC7IEV | R/W | OyO | Port C interrupt event register <br> 0y0: Falling edge/Low level <br> 0y1: Rising edge/High level |
| [6:0] | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PC7IEV>

Interrupt event register: Select falling edge or rising edge for edge-sensitive interrupts, and Low level or High level for level-sensitive interrupts.

0y0: Falling edge/Low level
$0 y 1$ : Rising edge/High level
8. GPIOCIE (Port C Interrupt Enable Register)

Address $=\left(0 x F 080 \_2000\right)+(0 \times 0810)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PC7IE | R/W | $0 y 0$ | Port C interrupt enable register <br> Oy0: Disabled <br> Oy1: Enabled |
| $[6: 0]$ | Reserved | R/W | $0 y 0000000$ | Must be written as 0. <br> Read as 0. |

[Description]
a. $<$ PC7IE $>$

Interrupt enable register: Enables or disables interrupts.
0y0: Disabled
0y1: Enabled
9. GPIOCRIS (Port C Interrupt Status Register (Raw))

Address $=\left(0 x F 080 \_2000\right)+(0 \times 0814)$

| Bit | $\begin{array}{c}\text { Bit } \\ \text { Symbol }\end{array}$ | Type | $\begin{array}{l}\text { Reset } \\ \text { Value }\end{array}$ | Description |
| :--- | :--- | :--- | :--- | :--- |$]$| [31:8] |
| :--- |
| $[7]$ |

[Description]
a. <PC7RIS>

Interrupt raw status register: Monitors the interrupt status before being masked by the interrupt enable register.

0y0: Not requested
0y1: Requested
10. GPIOCMIS (Port C Interrupt Status Register (Masked))

Address $=\left(0 x F 080 \_2000\right)+(0 \times 0818)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7]$ | PC7MIS | RO | 0y0 | Port C masked interrupt status register <br> Oy0: Not requested <br> 0y1: Requested |
| $[6: 0]$ | - | - | Undefined | Read as undefined. |

[Description]
a. <PC7MIS>

Masked interrupt status register: Monitors the interrupt status after being masked by the interrupt enable.

0y0: Not requested
0y1: Requested

Following table is an example configurations of interrupt register.
The configurations of each register and bit are shown below.

Table 3.9.5 An example configurations of interrupt register
(GPOxIS, GPIOxIBE, GPIOxIEV, GPIOxIE, GPIOxRIS, GPIOxMIS: $x=A, C, D, F, N, R$ )

| Register settiong |  |  |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Trigger Mode |  |  |  |
| 0 | 0 | 0 | 0 | Falling edge detection | Detection enabled | Detection disabled (0x00) | Detection disabled |
|  |  | 1 |  | Rising edge detection |  |  |  |
|  | 1 | 0 |  | Both edge detection |  |  |  |
|  |  | 1 |  |  |  |  |  |
|  | 0 | 0 | 1 | Falling edge detection | Detection enabled | Detection enabled | Detection enabled |
|  |  | 1 |  | Rising edge detection |  |  |  |
|  | 1 | 0 |  | Both edge detection |  |  |  |
|  |  | 1 |  |  |  |  |  |
| 1 | 0 | 0 | 0 | Low level detection | Detection enabled | Detection disabled (0x00) | Detection disabled |
|  |  | 1 |  | High level detection |  |  |  |
|  |  | 0 |  | Low level detection |  |  |  |
|  |  | 1 |  | High level detection |  |  |  |
|  |  | 0 | 1 | Low level detection | Detection enabled | Detection enabled | Detection enabled |
|  |  | 1 |  | High level detection |  |  |  |
|  | 1 | 0 |  | Low level detection |  |  |  |
|  |  | 1 |  | High level detection |  |  |  |

11. GPIOCIC (Port C Interrupt Clear Register)

Address $=\left(0 \times F 080 \_2000\right)+(0 \times 081 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PC7IC | WO | Oy0 | Port C interrupt clear register <br> Oy0: Invalid <br> 0y1: Request cleared |
| $[6: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. $<$ PC7IC $>$

Interrupt clear register: Clears edge-sensitive interrupts.
0y0: Invalid
0y1: Request cleared
12. GPIOCODE (Port C Open-drain Output Enable Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |
| [7:6] | PC7ODE to PC6ODE | R/W | 0x00 | Port C open-drain output enable register (for each bit) <br> OyO: Push-Pull output <br> 0y1: Open-drain (Pch disabled) output |
| [5] | - | - | Undefined | Read undefined. Write as zero. |
| [4:2] | Reserved | R/W | Oy000 | Must be written as 0 . Read as 0. |
| [1:0] | - | - | Undefined | Read undefined. Write as zero. |

[Description]
a. <PC7ODE, PC6ODE>

Open-drain output enable register: Selects the output mode from Push-Pull output and Open-drain output.

0y0: Push-Pull output
$0 y 1$ : Open-drain (Pch disabled) output

### 3.9.2.4 Port D

Port D can be used as general-purpose input.
Port D can also be used as interrupt (INTB, INTA), ADC (AN7-AN0), and touch screen control (PX, PY, MX, MY) pins.

General-purpose input and Interrupt settings

| Function | Data Value | Function Select 1 | Funtion Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose input <br> Interrupt | GPIODDATA | GPIODFR1 | GPIODFR2 | GPIODIE |
|  | $*$ | 0 | 0 | $0 / 1$ |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/INTB | Input/INTA | Input | Input | Input | Input | Input | Input |

Note: Only bits 7 and 6 support the interrupt function.

ADC settings

| Function | Data Value | Functin Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: |
| ADC | GPIODDATA | GPIODFR1 | GPIODFR2 | GPIODIE |
|  | $*$ | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |

TSI settings

| Function | Data Value | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: |
| TSI | GPIODDATA | GPIODFR1 | GPIODFR2 | GPIODIE |
|  | $*$ | 0 | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PY | PX/INTA(INTTSI) | MY | MX | - | - | - | - |

Base address = 0xF080_3000

| Register <br> Name | Address <br> (base+) |  |
| :--- | :--- | :--- |
| GPIODDATA | $0 \times 03 F \mathrm{C}$ | Port D Data Register |
| GPIODFR1 | $0 \times 0424$ | Port D Function Register1 |
| GPIODFR2 | $0 \times 0428$ | Port D Function Register2 |
| GPIODIS | $0 \times 0804$ | Port D Interrupt Select Register (Level and Edge) |
| GPIODIBE | $0 \times 0808$ | Port D Interrupt Select Register (Single edge and Both edge) |
| GPIODIEV | $0 \times 080 \mathrm{C}$ | Port D Interrupt Select Register <br> (Falling edge/Low level and Rising edge/High level) |
| GPIODIE | $0 \times 0810$ | Port D Interrupt Enable Register |
| GPIODRIS | $0 \times 0814$ | Port D Interrupt Status Register (Raw) |
| GPIODMIS | $0 \times 0818$ | Port D Interrupt Status Register (Masked) |
| GPIODIC | $0 \times 081 C$ | Port D Interrupt Clear Register |

1. GPIODDATA (Port D Data Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. |
| $[7: 0]$ | PD[7:0] | RO | 0xFF | Bm7:0 | Port D data register |

[Description]
a. $<\mathrm{PD}[7: 0]>$

Data register: Stores data.
See notes on data registers for bit masking.

## 2. GPIODFR1 (Port D Function Register 1)

Address $=\left(0 x F 080 \_3000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 0]$ | PD7F1 to PD0F1 | R/W | 0xFF | Port D function register 1 |

[Description]
a. <PD7F1 to PD0F1>

Function register 1: Controls the function setting.
3. GPIODFR2 (Port D Function Register 2)

Address $=\left(0 x F 080 \_3000\right)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 4]$ | PD7F2 to PD4F2 | R/W | 0y0000 | Port D function register 2 |
| $[3: 0]$ | Reserved | R/W | $0 y 0000$ | Must be written as 0. <br> Read as 0. |

[Description]
a. $<\mathrm{PD} 7 \mathrm{~F} 2$ to PD4F2>

Function register 2: Controls the function setting.

Note: 1 can be set to only one of the function register 1 or the function register 2 at a time. These registers must not be written as 1 simultaneously even for an instant.

Table 3.9.6 Function register setting table

| Mode | GPIODFR1 | GPIODFR2 |
| :---: | :---: | :---: |
| General-purpose | 0 | 0 |
| Function 1 | 1 | 0 |
| Function 2 | 0 | 1 |
| Prohibited | 1 | 1 |

4. GPIODIS (Port D Interrupt Select Register (Level and Edge))

Address $=\left(0 x F 080 \_3000\right)+(0 x 0804)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 6]$ | PD7IS to PD6IS | R/W | $0 y 00$ | Port D interrupt sensitivity register (for each bit) <br> Oy0: Edge-sensitive <br> Oy1: Level-sensitive |
| $[5: 0]$ | Reserved | R/W | $0 y 000000$ | Must be written as 0. <br> Read as 0. |

- [Description]
a. <PD7IS to PD6IS>

Interrupt sensitivity register: Selects the interrupt trigger mode from edge-sensitive and level-sensitive.

0y0: Edge-sensitive
0y1: Level-sensitive
5. GPIODIBE (Port D Interrupt Select Register (Single edge and Both-edge))

Address $=\left(0 \times F 080 \_3000\right)+(0 \times 0808)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:6] | PD7IBE to D6IBE | R/W | Oy00 | Port D interrupt both-edge register (for each bit) <br> Oy0: Single edge <br> 0y1: Both-edge |
| [5:0] | Reserved | R/W | Oy000000 | Must be written as 0 . Read as0. |

[Description]
a. <PD7IBE to PD6IBE>

Interrupt both-edge register: Selects the trigger edge from single edge or both-edge.
0y0: Single edge
0y1: Both-edge
6. GPIODIEV (Port D Interrupt Select Register ("Falling edge/Low level" and "Rising edge/High level"))

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:6] | PD7IEV to PD6IEV | R/W | Oy00 | Port D interrupt event register (for each bit) <br> OyO: Falling edge/Low level <br> 0y1: Rising edge/High level |
| [5:0] | Reserved | R/W | $0 y 000000$ | Must be written as 0. Read as 0. |

[Description]
a. <PD7IEV to PD6IEV>

Interrupt event register: Selects falling edge or rising edge for edge-sensitive interrupts, and Low level or High level for level-sensitive interrupts.
0y0: Falling edge/Low level
$0 y 1$ : Rising edge/High level
7. GPIODIE (Port D Interrupt Enable Register)

Address $=\left(0 x F 080 \_3000\right)+(0 x 0810)$

| Bit | $\begin{array}{c}\text { Bit } \\ \text { Symbol }\end{array}$ | Type | $\begin{array}{l}\text { Reset } \\ \text { Value }\end{array}$ | Description |
| :--- | :--- | :--- | :--- | :--- |$]$| Undefined |
| :--- | Read as undefined. Written as zero. | Oy0: Disable |
| :--- |
| [31:8] |

[Description]
a. <PD7IE to PD6IE>

Interrupt enable register: Enables or disables interrupts.
0y0: Disable
0y1: Enable
8. GPIODRIS (Port D Interrupt Status Register (Raw))

Address $=\left(0 x F 080 \_3000\right)+(0 \times 0814)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7: 6]$ | PD7RIS to PD6RIS | RO | 0y00 | Port D interrupt raw status register (for each bit) <br> Oy0: Not requested <br> 0y1: Requested |
| $[5: 0]$ | - | - | Undefined | Read as undefined. |

[Description]
a. <PD7RIS to PD6RIS>

Interrupt raw status register: Monitors the interrupt status before being masked by the interrupt enable register.

0y0: Not requested
$0 y 1$ : Requested
9. GPIODMIS (Port D Interrupt Status Register (Masked))

| Address $=\left(0 x F 080 \_3000\right)+(0 \times 0818)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset Value | Description |
| [31:8] | - | - | Undefined | Read undefined. |
| [7:6] | PD7MIS to PD6MIS | RO | Oy00 | Port D masked interrupt status register (for each bit) <br> OyO: Not requested <br> Oy1: Requested |
| [5:0] | - | - | Undefined | Read undefined. |

[Description]
a. <PD7MIS to PD6MIS>

Masked interrupt status register: Monitors the interrupt status after being masked by the interrupt enable register.

0y0: Not requested
0y1: Requested

Note: Refer to Table 3.9.5 for the configurations of each external interrupt register.
10. GPIODIC (Port D Interrupt Clear Register)

Address $=\left(0 x F 080 \_3000\right)+(0 \times 081 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 6]$ | PD7IC to PD6IC | wo | 0y00 | Port D interrupt clear register (for each bit) <br> Oy0: Invalid <br> 0y1: Request cleared |
| $[5: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PD7IC to PD6IC>

Interrupt clear register: Clears edge-sensitive interrupts.
0y0: Invalid
0y1: Request cleared

### 3.9.2.5 Port F

The upper 2 bits (bits [7:6]) of Port F can be used as general-purpose input/output pins.
Port F can also be used as interrupt (INTC), UART (U2RXD, U2TXD) and I ${ }^{2} \mathrm{C}$ (I2C1DA, I2C1CL) pins.

General-purpose Input and Interrupt settings

| Function | Data Value | Input/Output Select | Function Select 1 | Function Select 2 | Interrupt <br> Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOFDATA | GPIOFDIR | GPIOFFR1 | GPIOFFR2 | GPIOFIE | GPIOFODE |
|  | $*$ | 0 | 0 | 0 | $0 / 1$ | $*$ |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/INTC | Input |  |  |  |  |  |  |

Note: Only Bit 7 supports the interrupt function.
General-purpose Output setting

| Function | Data Value | Input/Output Select | Function Select 1 | Function Select 2 | Interrupt <br> Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOFDATA | GPIOFDIR | GPIOFFR1 | GPIOFFR2 | GPIOFIE | GPIOFODE |
|  | $*$ | 1 | 0 | 0 | 0 | $0 / 1$ |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output |  |  |  |  |  |  |

Note 3: Only bits 7 and 6 support open-drain mode.
$I^{2} C$ setting

| Function | Data Value | Input/Output Select | Function Select 1 | Function Select 2 | Interrupt <br> Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOFDATA | GPIOFDIR | GPIOFFR1 | GPIOFFR2 | GPIOFIE | GPIOFODE |
|  | $*$ | $*$ | 1 | 0 | 0 | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

UART (ch2) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt <br> Enable | Open-Drain <br> Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIOFDATA | GPIOFDIR | GPIOFFR1 | GPIOFFR2 | GPIOFIE | GPIOFODE |
|  | $*$ | $*$ | 0 | 1 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U2RXD | U2TXD |  |  |  |  |  |  |


| Register <br> Name | Address <br> (base + ) | Base address = 0xF080_5000 |
| :--- | :--- | :--- |
| GPIOFDATA | $0 \times 03 F C$ | Port F Data Register |
| GPIOFDIR | $0 \times 0400$ | Port F Data Direction Register |
| GPIOFFR1 | $0 \times 0424$ | Port F Function Register 1 |
| GPIOFFR2 | $0 \times 0428$ | PortF Function Register 2 |
| GPIOFIS | $0 \times 0804$ | Port F Interrupt Select Register (Level and Edge) |
| GPIOFIBE | $0 \times 0808$ | Port F Interrupt Select Register (Single edge and Both-edge) |
| GPIOFIEV | $0 \times 080 C$ | Port F Interrupt Select Register <br> (Falling edge/Low level and Rising edge/High level) |
| GPIOFIE | $0 \times 0810$ | Port F Interrupt Enable Register |
| GPIOFRIS | $0 \times 0814$ | Port F Interrupt Status Register (Raw) |
| GPIOFMIS | $0 \times 0818$ | Port F Interrupt Status Register (Masked) |
| GPIOFIC | $0 \times 081 C$ | Port F Interrupt Clear Register |
| GPIOFODE | $0 \times 0$ C00 | Port F Open-drain Output Enable Register |

1. GPIOFDATA (Port F Data Register)

|  | Address $=\left(0 x F 080 \_5000\right)+(0 x 03 F C)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |  |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[7: 6]$ | PF[7:6] | R/W | 0y11 | Bm7:6 | Port F data register |
| $[5: 0]$ | - | - | Undefined | - | Read as undefined. Written as zero. |

[Description]
a. $<\mathrm{PF}[7: 6]>$

Data register: Stores data.
See notes on data registers for bit masking.

## 2. GPIOFDIR (Port F Data Direction Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:6] | PF7C to PF6C | R/W | Oy00 | Port F data direction register (for each bit) OyO: Input <br> 0y1: Output |
| [5:0] | - | - | Undefined | Read as undefined. Write as zero |

[Description]
a. <PF7C to PF6C>

Data direction register: Selects input or output for each pin used as a general-purpose port.
0y0: Input
0y1: Output
3. GPIOFFR1 (Port F Function Register 1)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 6]$ | PF7F1 to PF6F1 | R/W | 0y00 | Port F function register 1 |
| $[5: 0]$ | - | - | Undefined | Read as undefined. Write as zero |

[Description]
a. <PF7F1 to PF6F1>

Function register 1: Controls the function setting.
4. GPIOFFR2 (Port Function Register2)

Address $=\left(0 x F 080 \_5000\right)+(0 \times 0428)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7:6] | PF7F2 to PF6F2 | R/W | Oy00 | Port F function register 2 |
| [5:0] | - | - | Undefined | Read as undefined. Write as zero |

[Description]
a. <PF7F2 to PF6F2>

Function register 2: Controls the function setting.
5. GPIOFIS (Port F Interrupt Select Register (Level and Edge))

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7] | PF7IS | R/W | Oyo | Port F interrupt sensitivity register <br> Oy0: Edge-sensitive <br> 0y1: Level-sensitive |
| [6:0] | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PF7IS>

Interrupt sensitivity register: Selects the interrupt mode from edge-sensitive and level-sensitive.

0y0: Edge-sensitive
$0 y 1$ : Level-sensitive
6. GPIOFIBE (Port F Interrupt Select Register (Single edge and Both edge))

Address $=\left(0 x F 080 \_5000\right)+(0 x 0808)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PF7IBE | R/W | 0y0 | Port F interrupt both-edge register <br> 0y0: Single edge <br> 0y1: Both-edge |
| $[6: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PFF7IBE>

Interrupt both-edge register: Selects the trigger edge from single edge and both-edge.
0y0: Single edge
0y1: Both-edge
7. GPIOFIEV (Port F Interrupt Select Register ("Falling edge/Low level" and "Rising edge/High level"))

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7] | PF7IEV | R/W | OyO | Port F interrupt event register <br> OyO: Falling edge/Low level <br> 0y1: Rising edge/High level |
| [6:0] | Reserved | - | 0y0000000 | Must be written as 0 . <br> Read as 0. |

[Description]
a. <PF7IEV>

Interrupt event register: Selects falling edge or rising edge for edge-sensitive interrupts, and Low level or High level for level-sensitive interrupts.

0y0: Falling edge/Low level
$0 y 1$ : Rising edge/High level
8. GPIOFIE (Port F Interrupt Enable Register)

Address $=\left(0 x F 080 \_5000\right)+(0 \times 0810)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PF7IE | R/W | $0 y 0$ | Port F interrupt enable register <br> Oy0: Disabled <br> Oy1: Enabled |
| $[6: 0]$ | Reserved | R/W | 0y0000000 | Must be written as 0. <br> Read as 0. |

[Description]
a. <PF7IE>

Interrupt enable register: Enables or disables interrupts.
0y0: Disabled
0y1: Enabled
9. GPIOFRIS (Port F Interrupt Status Register (Raw))

Address $=\left(0 \times F 080 \_5000\right)+(0 \times 0814)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | PF7RIS | RO | OyO | Port F interrupt raw status register <br> Oy0: Not requested <br> 0y1: Requested |
| [6:0] | - | - | Undefined | Read undefined. |

[Description]
a. <PF7RIS>

Interrupt raw status register: Monitors the interrupt status before being masked by the interrupt enable register.

0y0: Not requested
0y1: Requested
10. GPIOFMIS (Port F Interrupt Status Register (Masked))

Address $=\left(0 x F 080 \_5000\right)+(0 \times 0818)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7]$ | PF7MIS | RO | 0y0 | Port F masked interrupt status register <br> Oy0: Not requested <br> 0y1: Requested |
| $[6: 0]$ | - | - | Undefined | Read as undefined. |

[Description]
a. <PF7MIS>

Masked interrupt status register: Monitors the interrupt status after being masked by the interrupt register.

0y0: Not requested
$0 y 1$ : Requested
Note: Refer to Table 3.9.5 for the configurations of each external interrupt register.
11. GPIOFIC (Port F Interrupt Clear Register)

Address $=\left(0 \times F 080 \_5000\right)+(0 \times 081 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7]$ | PF7IC | wo | 0y0 | Port F interrupt clear register <br> Oy0: Invalid <br> 0y1: Request cleared |
| $[6: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. $<$ PF7IC $>$

Interrupt clear register: Clears edge-sensitive interrupts.
0y0: Invalid
0y1: Request cleared
12. GPIOFODE (Port F Open-drain Output Enable Register)

Address $=\left(0 x F 080 \_5000\right)+(0 \times 0 C 00)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 6]$ | PF7ODE to PF6ODE | R/W | 0y00 | Port F open-drain output enable register <br> (for each bit) <br> Oy0: Push-Pull output <br> Oy1: Open-drain (Pch disabled) output |
| $[5: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PF7ODE to PF60DE>

Open-drain output enable register: Selects the output mode from Push-Pull output and Open-drain output.
0y0: Push-Pull output
$0 y 1$ : Open-drain (Pch disabled) output

### 3.9.2.6 Port G

Port G can be used as general-purpose input/output pins.
Port G can also be used as SD host controller function pins (SDC0CLK, SDC0CD, SDC0WP, SDC0CMD, SDC0DAT3, SDC0DAT2, SDC0DAT1 and SDC0DAT0).

General-purpuse input setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
|  | GPIOGDATA | GPIOGDIR | GPIOGFR1 |
|  | $*$ | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | Input | Input | Input | Input | Input | Input |

General-purpuse output settings

| Function | Data Value | Input/Output <br> Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| General-purpose output | GPIOGDATA | GPIOGDIR | GPIOGFR1 |
|  | $*$ | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |

SDHC (ch0) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
|  | GPIOGDATA | GPIOGDIR | GPIOGFR1 |
|  | $*$ | $*$ | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDC0CLK | SDC0CD | SDC0WP | SDC0CMD | SDCODAT3 | SDC0DAT2 | SDCODAT1 | SDC0DAT0 |

Base address $=0 \times F 080 \_6000$

| Register <br> Name | Address <br> (base + ) | Description |
| :--- | :--- | :--- |
| GPIOGDATA | $0 \times 03 F C$ | Port G Data Register |
| GPIOGDIR | $0 \times 0400$ | Port G Data Direction Register |
| GPIOGFR1 | $0 \times 0424$ | Port G Function Register1 |

1. GPIOGDATA (Port G Data Register)

|  | Rit <br> Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[7: 0]$ | PG[7:0] | R/W | OxFF | Bm7:0 | Port G data register |

[Description]
a. $<\mathrm{PG}[7: 0]>$

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOGDIR (Port G Data Direction Register)

Address $=\left(0 x F 080 \_6000\right)+(0 \times 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 0]$ | PG7C to PG0C | R/W | $0 \times 00$ | Port G data direction register (for each bit) <br> Oy0: Input <br> 0y1: Output |

[Description]
a. <PG7C to PG0C>

Data direction register: Selects input or output for each pin used as a general-purpose port.
0y0: Input
0y1: Output
3. GPIOGFR1(Port G Function Register 1)

Address $=\left(0 x F 080 \_6000\right)+(0 x 0424)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:0] | PG7F1 to PG0F1 | R/W | $0 \times 00$ | Port G function register 1 |

[Description]
a. <PG7F1 to PG0F1>

Function register 1: Controls the function setting.

### 3.9.2.7 Port J

Port J can be used as general-purpose input/output pins.
Port J can also be used as LCD cotroller function pins (LD15-LD8) and CMOS image sensor control (CMSVSY, CMSHBK, CMSHSY and CMSPCK) pins.

General-purpuse input setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpuse <br> input | GPIOJDATA | GPIOJDIR | GPIOJFR1 | GPIOJFR2 |
|  | $*$ | 0 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | Input | Input | Input | Input | Input | Input |

General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose <br> output | GPIOJDATA | GPIOJDIR | GPIOJFR1 | GPIOJFR2 |
|  | $*$ | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |

LCDC setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOJDATA | GPIOJDIR | GPIOJFR1 | GPIOJFR2 |
|  | $*$ | $*$ | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD15 | LD14 | LD13 | LD12 | LD11 | LD10 | LD9 | LD8 |

CMSIF setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| CMSIF | GPIOJDATA | GPIOJDIR | GPIOJFR1 | GPIOJFR2 |
|  | $*$ | $*$ | 0 | 1 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMSVSY | CMSHBK | CMSHSY | CMSPCK |  |  |  |  |


| Register <br> Name | Address <br> $($ base +$)$ |  |
| :--- | :--- | :--- |
| GPIOJDATA | $0 \times 03 F C$ | Port J Data Register |
| GPIOJDIR | $0 \times 0400$ | PortJ Data Direction Register |
| GPIOJFR1 | $0 \times 0424$ | Port J Function Register1 |
| GPIOJFR2 | $0 \times 0428$ | PortJ Function Register2 |

1. GPIOJDATA (Port J Data Register)

Address $=\left(0 x F 080 \_8000\right)+(0 x 03 F C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[7: 0]$ | PJ[7:0] | R/W | 0xFF | Bm7:0 | Port J data register |

[Description]
a. <PJ[7:0]>

Data Register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOJDIR (Port J Data Direction Register)

Address $=\left(0 x F 080 \_8000\right)+(0 x 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PJ7C to PJOC | R/W | $0 \times 00$ | Port J data direction register (for each bit) <br> Oy0: Input |

[Description]
a. <PJ7C to PJ0C>

Data direction register: Selects input or output when Port C is used as a general-purpose port.
$0 y 0$ : Input
0y1: Output
3. GPIOJFR1 (Port J Function Register 1)

Address $=\left(0 x F 080 \_8000\right)+(0 \times 0424)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:0] | PJ7F1 to PJ0F1 | R/W | $0 \times 00$ | Port J function register 1 |

[Description]
a. <PJ7F1 to PJ0F1>

Functin register 1: Controls the function setting.
4. GPIOJFR2 (Port J Function Register2)

Address $=\left(0 x F 080 \_8000\right)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 4]$ | PJ7F2 to PJ4F2 | R/W | $0 \times 0$ | Port J function register 2 |
| $[3: 0]$ | - | - | Undefined | Read as undefined. Write as zero. |

[Description]
a. <PJ7F2 to PJ0F2>

Functin register 2: Controls the function setting.

### 3.9.2.8 Port K

Port K can be used as general-purpose input/output pins.
Port K can also be used as LCD controller function pins (LD23 to LD16) and CMOS image sensor control (CMSD7 toCMSD0) pins.

General-purpuse input setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpuse <br> input | GPIOKDATA | GPIOKDIR | GPIOKFR1 | GPIOKFR2 |
|  | $*$ | 0 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | Input | Input | Input | Input | Input | Input |

General-purpose output settings

| Function | Data Value | Input/Output <br> Select | Function Select <br> 1 | Function Select <br> 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose <br> output | GPIOKDATA | GPIOKDIR | GPIOKFR1 | GPIOKFR2 |
|  | $*$ | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |

LCDC setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOKDATA | GPIOKDIR | GPIOKFR1 | GPIOKFR2 |
|  | $*$ | $*$ | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD23 | LD22 | LD21 | LD20 | LD19 | LD18 | LD17 | LD16 |

CMSIF setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOKDATA | GPIOKDIR | GPIOKFR1 | GPIOKFR2 |
|  | $*$ | $*$ | 0 | 1 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMSD7 | CMSD6 | CMSD5 | CMSD4 | CMSD3 | CMSD2 | CMSD1 | CMSD0 |


| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| GPIokDATA | 0x03FC | Port K Data Register |
| GPIOKDIR | 0x0400 | PortK Data Direction Register |
| GPIOKFR1 | 0x0424 | Port K Function Register1 |
| GPIOKFR2 | 0x0428 | PortK Function Register2 |

1. GPIOKDATA (Port K Data Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | - | Read as undefined. Written as zero. |
| [7:0] | PK[7:0] | R/W | 0xFF | Bm7:0 | Port K data register |

[Description]
a. <PK[7:0]>

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOKDIR (Port K Data Direction Register)

Address $=\left(0 x F 080 \_9000\right)+(0 x 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PK7C to PK0C | R/W | $0 \times 00$ | Port K data direction register (for each bit) <br> Oy0: Input |

[Description]
a. <PK7C to PK0C>

Data direction register: Selects input or output when Port C is used as a general-purpose port.
$0 y 0$ : Input
0y1: Output
3. GPIOKFR1 (Port K Function Register 1)

Address $=\left(0 x F 080 \_9000\right)+(0 \times 0424)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:0] | PK7F1 to PK0F1 | R/W | $0 \times 00$ | Port K function register 1 |

[Description]
a. <PK7F1 to PK0F1>

Function register 1: Controls the function setting.
4. GPIOKFR2 (Port K Function Register2)

Address $=\left(0 x F 080 \_9000\right)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PK7F2 to PKOF2 | R/W | $0 \times 00$ | Port K function register 2 |

[Description]
a. <PK7F1 to PK0F1>

Function register 1: Controls the function setting.

### 3.9.2.9 Port L

Port $L$ can be used as general-purpose input/output pins. (Bits [7:5] are not used.)
In addition, Port L can also be used as $\mathrm{I}^{2}$ S function (I2SSCLK, I2S0MCLK, I2S0DATI, I2S0CLK and I2S0WS) and SPI function (SP1DI, SP1DO, SP1CLK and SP1FSS) pins.

General-purpose input setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOLDATA | GPIOLDIR | GPIOLFR1 | GPIOLFR2 |
|  | $*$ | 0 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Input | Input | Input | Input | Input |

General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose output | GPIOLDATA | GPIOLDIR | GPIOLFR1 | GPIOLFR2 |
|  | $*$ | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output | Output | Output | Output | Output |

$1^{2} S$ (ch0) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOLDATA | GPIOLDIR | GPIOLFR1 | GPIOLFR2 |
|  | $*$ | $*$ | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | I2SSCLK | I2SOMCLK | I2SODATI | I2SOCLK |

SPI (ch1) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Functionj Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOLDATA | GPIOLDIR | GPIOLFR1 | GPIOLFR2 |
|  | $*$ | $*$ | 0 | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | - | SP1DI | SP1DO | SP1CLK | SP1FSS |

Base address $=0 \times F 080 \_$A000

| Register <br> Name | Address <br> $($ base +$)$ |  |
| :--- | :--- | :--- |
| GPIOLDATA | $0 \times 03 F C$ | Port L Data Register |
| GPIOLDIR | $0 \times 0400$ | Port L Data Direction Register |
| GPIOLFR1 | $0 \times 0424$ | Port L Function Register1 |
| GPIOLFR2 | $0 \times 0428$ | Port L Function Register2 |

1. GPIOLDATA (Port L Data Register)

| Address $=\left(0 \times F 080 \_\right.$A000 $)+(0 \times 3 F C)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Bit mask | Description |
| [31:8] | - | - | Undefined | - | Read as undefined. Written as zero. |
| [7:5] | - | - | Undefined | - | Read as undefined. Written as zero. |
| [4:0] | PL[4:0] | R/W | Oy11111 | Bm4:0 | Port L data register |

[Description]
a. <PL[4:0]>

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOLDIR (Port L Data Direction Register)

Address $=\left(0 \times F 080 \_A 000\right)+(0 \times 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 5]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[4: 0]$ | PL4C to PL0C | R/W | $0 y 00000$ | Port L data direction register (for each bit) <br> Oy0: Input <br> Oy1: Output |

[Description]
a. <PL4C to PL0C>

Data direction register: Selects input or output for each pin used as a general-purpose port.

0y0: Input
$0 y 1$ : Output
3. GPIOLFR1 (Port L Function Register 1)

Address $=\left(0 x F 080 \_A 000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 5]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[4: 0]$ | PL4F1 to PL0F1 | R/W | $0 y 00000$ | Port L function register 1 |

[Description]
a. <PL4F1 to PL0F1>

Function register 1: Controls the function setting.
4. GPIOLFR2 (Port L Function Register 2)

Address $=\left(0 \times F 080 \_A 000\right)+(0 \times 0428)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:5] | - | - | Undefined | Read as undefined. Written as zero. |
| [4] | Reserved | - | OyO | Must be written as 0. Read as 0. |
| [3:0] | PL3F2 to PLOF2 | R/W | Oy0000 | Port L function register 2 |

[Description]
a. <PL3F2 to PL0F2>

Function register 2: Controls the function setting.

Note: The function register 1 and function register 2 can only be set exclusively of each other. These registers must not simultaneously be written as 1 even for an instant.

Table 3.9.7 Function register setting table

| Mode | GPIOLFR1 | GPIOLFR2 |
| :---: | :---: | :---: |
| General-purpose | 0 | 0 |
| Function 1 | 1 | 0 |
| Function 2 | 0 | 1 |
| Prohibited | 1 | 1 |

### 3.9.2.10 Port M

Port M can be used as general-purpose input/output pins. (Bits [7:4] are not used.)
Port M can also be used as $\mathrm{I}^{2}$ S function pins (I2S1MCLK, I2S1DATO, I2S1CLK and I2S1WS).

General-purpose input setting

| Function | Data Value | Input/Output Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| General-purpose input | GPIOMDATA | GPIOMDIR | GPIOMFR1 |
|  | $*$ | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Input | Input | Input | Input |

General-purpose output setting

| Function | Data Value | Input/Output Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| General-purpose output | GPIOMDATA | GPIOMDIR | GPIOMFR1 |
|  | $*$ | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$I^{2} S$ (ch1) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2}$ S (ch1) | GPIOMDATA | GPIOMDIR | GPIOMFR1 |
|  | $*$ | $*$ | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | I2S1MCLK | I2S1DATO | I2S1CLK | I2S1WS |



1. GPIOMDATA (Port M Data Register)

|  | Address $=\left(0 x F 080 \_B 000\right)+(0 x 03 F C)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[7: 4]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[3: 0]$ | PM[3:0] | R/W | Oy1111 | Bm3:0 | Port M data register |

[Description]
a. $<\mathrm{PM}[3: 0]>$

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOMDIR (Port M Data Direction Register)

Address $=\left(0 x F 080 \_B 000\right)+(0 \times 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 4]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[3: 0]$ | PM3C to PM0C | R/W | 0y0000 | Port M data direction register (for each bit) <br> Oy0: Input <br> 0y1: Output |

[Description]
a. <PM3C to PM0C>

Data direction register: Selects input or output for each pin used as a general-purpose port.
0y0: Input
0y1: Output
3. GPIOMFR1 (Port M Function Register 1)

Address $=\left(0 \times F 080 \_B 000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 4]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[3: 0]$ | PM3F1 to PM0F1 | R/W | 0y0000 | Port M function register 1 |

[Description]
a. <PM3F1 to PM0F1>

Function register 1: Controls the function setting.

### 3.9.2.11 Port $N$

Port N can be used as general-purpose input/output pins.
Port N can also be used as UART/IrDA function (U0RTSn, U0DTRn, U0RIn, U0DSRn, U0DCDn, U0CTSn, U0RXD, U0TXD, SIR0IN, SIR0OUT) and interrupt function (INTD, INTE, INTF, INTG) pins.

General-purpose input and interrupt configurations

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIONDATA | GPIONDIR | GPIONFR1 | GPIONFR2 | GPIONIE |
|  | $*$ | 0 | 0 | 0 | $0 / 1$ |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/INTG | Input/INTF | Input/INTE | Input/INTD | Input | Input | Input | Input |

Note: Only bits 7 to 4 support the interrupt function.

## General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIONDATA | GPIONDIR | GPIONFR1 | GPIONFR2 | GPIONIE |
|  | $*$ | 1 | 0 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |

UART (ch0) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIONDATA | GPIONDIR | GPIONFR1 | GPIONFR2 | GPIONIE |
|  | $*$ | $*$ | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UORTSn | UODTRn | UORIn | UODSRn | UODCDn | UOCTSn | - | UOTXD |

UART/IrDA (ch0) setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIONDATA | GPIONDIR | GPIONFR1 | GPIONFR2 | GPIONIE |
| $($ ch0/IrDA) | $*$ | $*$ | 0 | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | UORXD <br> ISIROIN | SIROOUT |


| Register <br> Name | Address <br> (base+) |  |
| :--- | :--- | :--- |
| GPIONDATA | $0 \times 03 F C$ | Port N Data Register |
| GPIONDIR | $0 \times 0400$ | Port N Data Direction Register |
| GPIONFR1 | $0 \times 0424$ | Port N Function Register1 |
| GPIONFR2 | $0 \times 0428$ | Port N Function Register2 |
| GPIONIS | $0 \times 0804$ | Port N Interrupt Selecti Register (Level and Edge) |
| GPIONIBE | $0 \times 0808$ | Port N Interrupt Select Register (Single edge and Both edge) |
| GPIONIEV | $0 \times 080 \mathrm{C}$ | Port N Interrupt Select Register <br> (Falling edge/Low level and Rising edge/High level) |
| GPIONIE | $0 \times 0810$ | Port N Interrupt Enable Register |
| GPIONRIS | $0 \times 0814$ | Port N Interrupt Status Register (Raw) |
| GPIONMIS | $0 \times 0818$ | Port N Interrupt Status Register (Masked) |
| GPIONIC | $0 \times 081 \mathrm{C}$ | Port N Interrupt Clear Register |

1. GPIONDATA (Port N Data Register)

|  | Address $=\left(0 x F 080 \_C 000\right)+(0 \times 03 F C)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[7: 0]$ | PN[7:0] | R/W | 0xFF | Bm7:0 | Port $N$ data register |

[Description]
a. <PN[7:0]>

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIONDIR (Port N Data Direction Register)

Address $=\left(0 \times F 080 \_\right.$C000 $)+(0 \times 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 0]$ | PN7C to PN0C | R/W | $0 x 00$ | Port N data direction register (for each bit) <br> 0y0: Input <br> Oy1: Output |

[Description]
a. <PN7C to PN0C>

Data direction register: Selects input or output for each pin used as a general-purpose port.
$0 y 0$ : Input
0y1: Output

## 3. GPIONFR1 (Port N Function Register 1)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:2] | PN7F1 to PN2F1 | R/W | Oy000000 | Port N function register 1 |
| [1] | Reserved | - | OyO | Must be written as 0 . <br> Read as 0. |
| [0] | PNOF1 | R/W | Oyo | Port N function register 1 |

[Description]
a. <PN7F1 to PN2F1,PN0F1>

Function register 1: Controls the function setting.
4. GPIONFR2 (Port N Function Register 2)

Address $=\left(0 \times F 080 \_\right.$C000 $)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 2]$ | Reserved | - | $0 y 000000$ | Must be written as 0. <br> Read as 0. |
| $[1: 0]$ | PN1F2 to PN0F2 | R/W | $0 y 00$ | Port N function register 2 |

[Description]
a. $<$ PN1F2 to PN0F2>

Function register 2: Controls the function setting.

Note: The function register 1 and function register 2 can only be set exclusively of each other. These registers must not simultaneously be written as 1 even for an instant.

Table 3.9.8 Function register setting table

| Mode | GPIONFR1 | GPIONFR2 |
| :---: | :---: | :---: |
| General-purpose | 0 | 0 |
| Function 1 | 1 | 0 |
| Function 2 | 0 | 1 |
| Prohibited | 1 | 1 |

5. GPIONIS (Port N Interrupt Select Register (Level and Edge))

Address $=\left(0 x F 080 \_C 000\right)+(0 x 0804)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 4]$ | PN7IS to PN4IS | R/W | $0 y 0000$ | Port $N$ interrupt sensitivity register (for each <br> bit) <br> 0y0: Edge-sensitive <br> Oy1: Level-sensitive |
| $[3: 0]$ | Reserved | - | $0 y 0000$ | Must be written as 0. <br> Read as 0. |

[Description]
a. <PN7IS to PN4IS>

Interrupt sensitivity register: Selects edge-sensitive or level-sensitive.
0y0: Edge-sensitive
$0 y 1$ : Level-sensitive
6. GPIONIBE (Port N Interrupt Select Register (Single edge and Both edge))

| Address $=\left(0 \times F 080 \_\right.$C000 $)+(0 \times 0808)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:4] | PN7IBE to PN4IBE | R/W | Oy0000 | Port N interrupt both-edge register (for each bit) <br> Oy0: Single edge <br> 0y1: Both-edge |
| [3:0] | Reserved | - | $0 y 0000$ | Must be written as 0 . <br> Read as 0. |

[Description]
a. <PN7IBE to PN4IBE>

Interrupt both-edge register: Selects single edge or both-edge.
$0 y 0$ : Single edge
0y1: Both-edge
7. GPIONIEV (Port N Interrupt Select Register("Falling edge/Low level" and "Rising edge/High level"))

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:4] | PN7IEV to PN4IEV | R/W | Oy0000 | Port N interrupt event register (for each bit) <br> Oy0: Falling edge/Low level <br> 0y1: Rising edge/High level |
| [3:0] | Reserved | - | 0y0000 | Must be written as 0. Read as 0. |

[Description]
a. <PN7IEV to PN4IEV>

Interrupt event register: Selects falling edge or rising edge for edge-sensitive interrupts, and Low level or High level for level-sensitive interrupts.
0y0: Falling edge/Low level
$0 y 1$ : Rising edge/High level
8. GPIONIE (Port N Interrupt Enable Register)

Address $=\left(0 \times F 080 \_\right.$C000 $)+(0 \times 0810)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:4] | PN7IE to PN4IE | R/W | Oy0000 | Port N interrupt enable register (for each bit) <br> Oy0: Disable <br> 0y1: Enable |
| [3:0] | Reserved | - | Oy0000 | Must be written as 0. Read as 0. |

[Description]
a. <PN7IE to PN4IE>

Interrupt enable register: Enables or disables interrupts.
0y0: Disable
0y1: Enable
9. GPIONRIS (Port N Interrupt Status Register (Raw))

Address $=\left(0 x F 080 \_\right.$C000 $)+(0 \times 0814)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7: 4]$ | PN7RIS to PN4RIS | RO | 0y0000 | Port N interrupt raw status register (for each <br> bit) <br> Oy0: Not requested <br> 0y1: Requested |
| $[3: 0]$ | - | - | Undefined | Read undefined. |

[Description]
a. <PN7RIS to PN4RIS>

Interrupt raw status register: Monitors the interrupt status before being masked by the interrupt enable register.

0y0: Not requested
$0 y 1$ : Requested
10. GPIONMIS (Port N Interrupt Status Register (Masked))

| Address $=\left(0 \times F 080 \_\right.$C000 $)+(0 \times 0818)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7:4] | PN7MIS to PN4MIS | RO | 0y0000 | Port N masked interrupt status register (for each bit) <br> Oy0: Not requested <br> 0y1: Requested |
| [3:0] | - | - | Undefined | Read as undefined. |

[Description]
a. <PN7MIS to PN4MIS>

Masked interrupt status register: Monitors the interrupt status after being masked by the interrupt enable register.

0y0: Not requested
0y1: Requested
Note: Refer to Table 3.9.5 for each external interrupt configuration.
11. GPIONIC (Port N Interrupt Clear Register)

Address $=\left(0 \times F 080 \_\right.$C000 $)+(0 \times 081 \mathrm{C})$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 4]$ | PN7IC to PN4IC | wo | 0y0000 | Port $N$ interrupt clear register (for each bit) <br> Oy0: Invalid <br> 0y1: Clear |
| $[3: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PN7IC to PN4IC>

Interrupt clear register: Clears edge-sensitive interrupts.
0y0: Invalid
0y1: Clear

### 3.9.2.12 Port R

Bit 2 of Port R can be used as a general-purpose input/output pin and bits [1:0] can be used as general-purpose output pins. (Bits [7:3] are not used.)
Port R can also be used as reset output (RESETOUTn), high-frequency clock output (FCOUT), interrupt function (INTH) and Oscillation Frequency Detection (OFDOUTn).

General-purpose input and Interrupt settings

| Function | Data Value | Input/Output <br> Select | Functino Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
| General-purpose input <br> Interrupt | GPIORDATA | GPIORDIR | GPIORFR1 | GPIORFR2 | GPIORIE |
|  | $*$ | 0 | 0 | 0 | $0 / 1$ |



Note: Only Bit 2 supports the interrupt function.

General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIORDATA | GPIORDIR | GPIORFR1 | GPIORFR2 | GPIORIE |
|  | $*$ | 1 | 0 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Reset output and Oscillation Frequency Detection settings

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reset output <br> Oscillation Frequency <br> Detection | GPIORDATA | GPIORDIR | GPIORFR1 | GPIORFR2 | GPIORIE |
|  | $*$ | $*$ | 1 | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

High-frequency clock output setting

| Function | Data Value | Input/Output Select | Function Select 1 | Function Select 2 | Interrupt Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-frequency clock <br> output | GPIORDATA | GPIORDIR | GPIORFR1 | GPIORFR2 | GPIORIE |
|  | $*$ | $*$ | 0 | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | - | FCOUT | - |

Base address = 0xF080_E000

| Register <br> Name | Address <br> (base+) |  |
| :--- | :--- | :--- |
| GPIORDATA | $0 \times 03 F C$ | PortR Data Register |
| GPIORDIR | $0 \times 0400$ | PortR Data Direction Register |
| GPIORFR1 | $0 \times 0424$ | PortR Function Register1 |
| GPIORFR2 | $0 \times 0428$ | PortR Function Register2 |
| GPIORIS | $0 \times 0804$ | PortR Interrupt Select Register (Level and Edge) |
| GPIORIBE | $0 \times 0808$ | PortR Interrupt Select Register (Single edge and Both edge) |
| GPIORIEV | $0 \times 080 \mathrm{C}$ | PortR Interrupt Select Register <br> (Falling edge/Low level and Rising edge/High level) |
| GPIORIE | $0 \times 0810$ | PortR Interrupt Enable Register |
| GPIORRIS | $0 \times 0814$ | PortR Interrupt Status Register (Raw) |
| GPIORMIS | $0 \times 0818$ | PortR Interrupt Status Register (Masked) |
| GPIORIC | $0 \times 081 C$ | PortR Interrupt Clear Register |

1. GPIORDATA (Port R Data Register)

| Bit | Bit <br> Symbol |  | Type | Reset <br> Value | Bit <br> mask |
| :--- | :--- | :--- | :--- | :--- | :--- |

[Description]
a. $<\mathrm{PR} 2$ to $\mathrm{PR} 0>$

Data register: Stores data.
See notes on data registers for the bit mask function.

## 2. GPIORDIR (Port R Data Direction Register)

| Address $=\left(0 x F 080 \_\right.$E000 $)+(0 \times 0400)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:3] | - | - | Undefined | Read as undefined. Written as zero. |
| [2] | PR2C | R/W | OyO | Port R data direction register <br> Oy0: Input <br> Oy1: Output |
| [1:0] | Reserved | - | 0 y 11 | Read as undefined. Written as 0y11. |

[Description]
a. <PR2C>

Data direction register: Selects input or output for each pin used as a general-purpose port.

0y0: Input
0y1: Output
3. GPIORFR1 (Port R Function Register 1)

Address $=\left(0 x F 080 \_E 000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 3]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[2]$ | Reserved | - | Undefined | Read as undefined. Written as zero. |
| $[1]$ | PR1F1 | R/W | $0 y 1$ | Port R function register 1 |
| $[0]$ | PROF1 | R/W | $0 y 1$ | Port R function register 1 |

[Description]
a. <PR0F1 to PR1F1>

Function register 1: Controls the function setting.
4. GPIORFR2 (Port R Function Register 2)

Address $=\left(0 \times F 080 \_E 000\right)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type |  | Reset <br> Value |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Dndefined | Read as undefined. Written as zero. |
| $[7: 3]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[2]$ | Reserved | - | $0 y 0$ | Read as undefined. Written as zero. |
| $[1]$ | PR1F2 | Reserved | - | $0 y 0$ |
| $[0]$ |  | Port R function register 2 |  |  |

[Description]
a. <PR1F2>

Function register 2: Controls the function setting.

Note: The function register 1 and function register 2 can only be set exclusively of each other. These registers must not simultaneously be written as 1 even for an instant.

Table 3.9.9 Function register setting table

| Mode | GPIORFR1 | GPIORFR2 |
| :---: | :---: | :---: |
| General-purpose | 0 | 0 |
| Function 1 | 1 | 0 |
| Function 2 | 0 | 1 |
| Prohibited | 1 | 1 |

5. GPIORIS (Port R Interrupt Select Register (Level and Edge))

Address $=\left(0 x F 080 \_E 000\right)+(0 x 0804)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 3]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[2]$ | PR2IS | R/W | $0 y 0$ | Port R interrupt sensitivity register <br> 0y0: Edge-sensitive <br> Oy1: Level-sensitive |
| $[1: 0]$ | Reserved | - | $0 y 00$ | Read as undefined. Written as zero. |

[Description]
a. <PR2IS>

Interrupt sensitivity register: Selects edge-sensitive or level-sensitive.
0y0: Edge-sensitive
$0 y 1$ : Level-sensitive
6. GPIORIBE (Port R Interrupt Select Register (Sinlge edge and Both edge))

Address $=\left(0 x F 080 \_E 000\right)+(0 \times 0808)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:3] | - | - | Undefined | Read as undefined. Written as zero. |
| [2] | PR2IBE | R/W | OyO | Port R interrupt both-edge register <br> OyO: Single edge <br> 0y1: Both-edge |
| [1:0] | Reserved | - | 0y00 | Read as undefined. Written as zero. |

[Description]
a. <PR2IBE>

Interrupt both-edge register: Selects single edge or both-edge.
0y0: Single edge
0y1: Both-edge
7. GPIORIEV (Port R Interrupt Select Register("Falling edge/Low level" and "Rising edge/High level"))

| Address $=$ (0xF080_E000) + (0x080C) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Written as zero. |
| [7:3] | - | - | Undefined | Read as undefined. Written as zero. |
| [2] | PR2IEV | R/W | OyO | Port R interrupt event register <br> Oy0: Falling edge/Low level <br> 0y1: Rising edge/High level |
| [1:0] | Reserved | - | 0y00 | Read as undefined. Written as zero. |

[Description]
a. <PR2IEV>

Interrupt event register: Selects falling edge or rising edge for edge-sensitive interrupts, and Low level or High level for level-sensitive interrupts.
0y0: Falling edge/Low level
$0 y 1$ : Rising edge/High level
8. GPIORIE (Port R Interrupt Enable Register)

Address $=\left(0 x F 080 \_E 000\right)+(0 x 0810)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 3]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[2]$ | PR2IE | R/W | $0 y 0$ | Port R interrupt enable register <br> Oy0: Disable <br> 0y1: Enable |
| $[1: 0]$ | Reserved | - | $0 y 00$ | Read as undefined. Written as zero. |

[Description]
a. $<$ PR2IE $>$

Interrupt enable register: Enables or disables interrupts.
0y0: Disable
0y1: Enable
9. GPIORRIS (Port R Interrupt Status Register (Raw))

Address $=\left(0 x F 080 \_E 000\right)+(0 \times 0814)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7: 3]$ | - | - | Undefined | Read undefined. |
| $[2]$ | PR2RIS | RO | $0 y 0$ | Port R interrupt raw status register <br> Oy0: Not requested <br> Oy1: Requested |
| $[1: 0]$ | - | - | Undefined | Read undefined. |

[Description]
a. <PR2RIS>

Interrupt raw status register: Monitors the interrupt status before masking.
0y0: Not requested
0y1: Requested
10. GPIORMIS (Port R Interrupt Status Register (Masked))

Address $=\left(0 x F 080 \_E 000\right)+(0 \times 0818)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7: 3]$ | - | - | Undefined | Read undefined. |
| $[2]$ | PR2MIS | RO | $0 y 0$ | Port R masked interrupt status register <br> Oy0: Not requested <br> Oy1: Requested |
| $[1: 0]$ | - | - | Undefined | Read undefined. |

[Description]
a. <PR2MIS>

Masked interrupt status register: Monitors the interrupt status after masking. 0y0: Not requested
0y1: Requested
Note: Refer to Table 3.9.5 for each external interrupt configuration.
11. GPIORIC (Port R Interrupt Clear Register)

Address $=\left(0 x F 080 \_E 000\right)+(0 x 081 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 3]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[2]$ | PR2IC | WO | $0 y 0$ | Porr R interrupt clear register <br> Oy0: Invalid <br> Oy1: Clear request |
| $[1: 0]$ | - | - | Undefined | Read as undefined. Written as zero. |

[Description]
a. <PR2IC>

Interrupt clear register: Clears edge-sensitive interrupts.
0y0: Invalid
0y1: Clear request

### 3.9.2.13 Port T

Port T can be used as general-purpose input/output pins.
Port T can also be used as USB external clock input (X1USB), UART function (U1CTSn, U1RXD, U1TXD), and SPI function (SP0DI, SP0DO, SP0CLK, SP0FSS) and pins.

General-purpose input setting

| Function | Data Value | Input/Output Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| General-purpose input | GPIOTDATA | GPIOTDIR | GPIOTFR1 |
|  | $*$ | 0 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | Input | Input | Input | Input | Input | Input |

General-purpose output setting

| Function | Data Value | Input/Output Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| General-purpose output | GPIOTDATA | GPIOTDIR | GPIOTFR1 |
|  | $*$ | 1 | 0 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |

UART•SPI settings

| Function | Data Value | Input/Output Select | Function Select 1 |
| :---: | :---: | :---: | :---: |
| UART | GPIOTDATA | GPIOTDIR | GPIOTFR1 |
| SPI | $*$ | $*$ | 1 |


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1USB | U1CTSn | U1RXD | U1TXD | SP0DI | SP0DO | SP0CLK | SPOFSS |

Base address $=0 x F 080$ F000

| Register <br> Name | Address <br> (base+) | Description |
| :--- | :--- | :--- |
| GPIOTDATA | 0x03FC | PortT Data Register |
| GPIOTDIR | 0x0400 | PortT Data Direction Register |
| GPIOTFR1 | $0 \times 0424$ | PortT Function Register1 |
| Reserved | $0 \times 0428$ |  |

1. GPIOTDATA (Port T Data Register)

Address $=$ (0xF080_F000) $+(0 \times 03 F C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Written as zero. |
| $[7: 0]$ | PT7 to PT0 | R/W | 0xFF | Bm7:0 | Port T data register |

[Description]
a. $<\mathrm{PT} 7$ to PT0 $>$

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOTDIR (Port T Data Direction Register)

Address $=\left(0 x F 080 \_F 000\right)+(0 \times 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 0]$ | PT7C to PT0C | R/W | $0 x 00$ | Port T data direction register (for each bit) <br> Oy0: Input <br> 0y1: Output |

[Description]
a. <PT7C to PT0C>

Data direction register: Selects input or output for each pin used as a general-purpose port.

0y0: Input
0y1: Output
3. GPIOTFR1 (Port T Function Register 1)

Address $=\left(0 x F 080 \_F 000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Written as zero. |
| $[7: 0]$ | PT7F1 to PTOF1 | R/W | $0 \times 00$ | Port T function register 1 |

[Description]
a. <PT7F1 to PT0F1>

Function register 1: Controls the function setting.

### 3.9.2.14 PORTU

Port U can be used as general-purpose input/output pins pins.
Port U can also be used as NAND controller function (NDD7 to NDD0) and, LCDC (LD7 to LD0).

General-purpose input setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose <br> input | GPIOUDATA | GPIOUDIR | GPIOUFR1 | GPIOUFR2 |
|  | $*$ | 0 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | Input | Input | Input | Input | Input | Input |

General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose <br> output | GPIOUDATA | GPIOUDIR | GPIOUFR1 | GPIOUFR2 |
|  | $*$ | 1 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |

NANDC setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOUDATA | GPIOUDIR | GPIOUFR1 | GPIOUFR2 |
|  | $*$ | $*$ | 1 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NDD7 | NDD6 | NDD5 | NDD4 | NDD3 | NDD2 | NDD1 | NDD0 |

LCDC function setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOUDATA | GPIOUDIR | GPIOUFR1 | GPIOUFR2 |
|  | $*$ | $*$ | 0 | 1 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD7 | LD6 | LD5 | LD4 | LD3 | LD2 | LD1 | LD0 |


| Register <br> Name | Address <br> (base+ | Dase address $=0 \times 5080 \_4000$ |
| :--- | :--- | :--- |
| GPIOUDATA | 0x03FC | PortU Data Register |
| GPIOUDIR | $0 \times 0400$ | PortU Data Direction Register |
| GPIOUFR1 | $0 \times 0424$ | PortU Function Register1 |
| GPIOUFR2 | $0 \times 0428$ | PortU Function Register2 |

1. GPIOUDATA (Port U Data Register)

Address $=\left(0 \times F 080 \_4000\right)+(0 \times 03 F C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Write as zero. |
| $[7: 0]$ | PU[7:0] | R/W | 0xFF | Bm7:0 | Port U data register |

[Description]
a. $<\mathrm{PU}[7: 0]>$

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOUDIR (Port U Data Direction Register)

Address $=\left(0 x F 080 \_4000\right)+(0 x 0400)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PU7C to PUOC | R/W | $0 \times 00$ | Port U data direction register (for each bit) <br> Oy0: Input <br>  <br> Oy1: Output |

[Description]
a. <PU7C to PU0C>

Data direction register: Selects input or output for each pin used as a general-purpose port.
0y0: Input
0y1: Output
3. GPIOUFR1 (Port U Function Register1)

Address $=\left(0 x F 080 \_4000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PU7F1 to PU0F1 | R/W | $0 \times 00$ | Port U function register 1 |

[Description]
a. <PU7F1 to PU0F1>

Function register 1: Controls the function setting.
4. GPIOUFR2 (Port U Function Register2)

Address $=\left(0 x F 080 \_4000\right)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PU7F2 to PU0F2 | R/W | $0 \times 00$ | Port U function register 2 |

[Description]
a. <PU7F2 to PU0F2>

Function register 2: Controls the function setting.

### 3.9.2.15 PORTV

Port V can be used as general-purpose input/output pins pins.
Port V can also be used as NAND controller function (NDRBn, NDCE1n, NDCE0n, NDCLE, NDALE, NDWEn and NDREn) and LCDC function (LD15 to LD8).

General-purpose input setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose <br> input | GPIOVDATA | GPIOVDIR | GPIOVFR1 | GPIOVFR2 |
|  | $*$ | 0 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | Input | Input | Input | Input | Input | Input |

General-purpose output setting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose <br> output | GPIOVDATA | GPIOVDIR | GPIOVFR1 | GPIOVFR2 |
|  | $*$ | 1 | 0 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Output | Output | Output | Output | Output | Output | Output |


| NANDC setting |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
|  | GPIOVDATA | GPIOVDIR | GPIOVFR1 | GPIOVFR2 |
|  | $*$ | $*$ | 1 | 0 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | NDRB | NDCE1n | NDCE0n | NDCLE | NDALE | NDWEn | NDREn |

LCDCsetting

| Function | Data Value | Input/Output <br> Select | Function Select 1 | Function Select 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | GPIOVDATA | GPIOVDIR | GPIOVFR1 | GPIOVFR2 |
|  | $*$ | $*$ | 0 | 1 |


| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD15 | LD14 | LD13 | LD12 | LD11 | LD10 | LD9 | LD8 |


| Register <br> Name | Address <br> (base+) | Description |  |
| :---: | :---: | :---: | :---: |
| GPIOVDATA | 0x03FC | PortV Data Register |  |
| GPIOVDIR | 0x0400 | PortV Data Direction Register |  |
| GPIOVFR1 | 0x0424 | PortV Function Register1 |  |
| GPIOVFR2 | 0x0428 | PortV Function Register2 |  |

## 1. GPIOVDATA (Port V Data Register)

Address $=\left(0 x F 080 \_7000\right)+(0 x 03 F C)$

| Bit | Bit <br> Symbol | Type | Reset <br> ValVe | Bit <br> mask | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | - | Read as undefined. Write as zero. |
| $[7: 0]$ | PV[7:0] | R/W | 0xFF | Bm7:0 | Port V data register |

[Description]
a. $<\mathrm{PV}[7: 0]>$

Data register: Stores data.
See notes on data registers for the bit mask function.
2. GPIOVDIR (Port V Data Direction Register)

Address $\left.=\left(0 x F 080 \_7000\right)+0 x 0400\right)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PV7C to PVOC | R/W | 0x00 | Port V data direction register (for each bit) <br> Oy0: Input <br> Oy1: Output |

[Description]
a. <PV7C to PV0C $>$

Data direction register: Selects input or output for each pin used as a general-purpose port.
0y0: Input
0y1: Output
3. GPIOVFR1 (Port V Function Register1)

Address $=\left(0 x F 080 \_7000\right)+(0 \times 0424)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PV7F1 to PV0F1 | R/W | $0 \times 00$ | Port V function register 1 |

[Description]
a. <PV7F1 to PV0F1>

Function register 1: Controls the function setting.
4. GPIOVFR2 (Port V Function Register2)

Address $=\left(0 \times F 080 \_7000\right)+(0 \times 0428)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | PV7F2 to PV0F2 | R/W | $0 \times 00$ | Port V function register 2 |

[Description]
a. <PV7F2 to PV0F2>

Function register 2: Controls the function setting.

### 3.9.3 Notes

- Procedure for using the interrupt function

Interrupts can be detected in various modes depending on the sensitivity setting. The following procedure should be observed when the interrupt function is enabled (GPIOxIE $=$ 1) or the interrupt mode settings are modified by GPIOxIS, GPIOxIBE, GPIOxIEV.

1. Disable interrupts in a relevant bit of the GPIOxIE register (GPIOxIE $=0$ ).
2. Set a relevant bit of the interrupt mode setting registers (GPIOxIS, GPIOxIBE and GPIOxIEV).
3. Clear the interrupt in a relevant bit of the GPIOxIC register (GPIOxIC $=1$ ).
4. Enable interrupts in a relevant bit of the GPIOxIE register (GPIOxIE $=1$ ).

### 3.10 MPMC

This LSI contains two types of memory controller with different specifications.
Depending on the connected external memory, one of two types of controllers (MPMC0/MPMC1) can be selected by setting the external pin SELMEMC (port SNO).
By setting the external pin SELDVCCM (port SN1) and the internal PMCDRV register, the power supply voltage of memory interface DVCCM can be selected to correspond to 1.8 V or 3.3 V . In the case of using SDRAM, special settings for special pins and registers are required. Required settings are shown in the table below.

Table 3.10.1 Memory controller and Voltage Configurations

| Supply Voltage for External memory <br> Memory controller configuration |  |  |  | $1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MPMCO | Pin configuration | SELMEMC (Note1) |  | 0 input |  |
|  |  | SELDVCCM (Note1) |  | 0 input | 1 input |
|  |  | DMCCLKIN |  | 0 input |  |
|  | Register configuration | PMCDRV<DRV_MEM1:O> |  | $0 y 11$ | 0y01 |
| SDRAM is used |  | 16bit_bus | dmc_user_config3 | 0x00000000 |  |
|  |  | 32bit_ bus |  | 0x00000001 |  |
| MPMC1 | Pin configuration | SELMEMC |  | 1 input | N/A |
|  |  | SELDVCCM (Note1) |  | 0 input |  |
|  |  | DMCCLKIN |  | DMCDCLKP connect to External Memory (Note2) |  |
|  | Register configuration | PMCDRV<DRV_MEM1:0> |  | 0 y 11 |  |
| SDRAM is |  | 16bit_ bus | dmc user_ config 5 | 0x00000058 |  |
| used |  | 32bit_ bus | amc_user_config_5 | N/A |  |

Note1: The SELMEMC and SELDVCCM pins derive power from DVCC3IO. Therefore, 0 input voltage must be 0 V and 1 input voltage must be 3.3 V .
Note 2: When using MPMC1 to control DDR SDRAM, the feedback clock DMCCLKP for MPMC1 data latch must be input. DMCCLKP must be connected to DMCCLKIN (input pin) as short as possible in designing a board. When using MPMC0 to control SDR SDRAM or not using SDRAM, take a precaution to avoid leak current (e. g. fixing DMCCLKIN pin to GND).

The following shows differences in supported memory between MPMC0 and MPMC1. Select MPMC0 or MPMC1 depending on SDRAM to use.

| MPMC0: | 32-bit/16-bit Standard type SDR SDRAM |
| :--- | :--- |
|  | 32 -bit/16-bit Mobile type SDR SDRAM |
|  | 32 -bit/16-bit NOR Flash (Asynchronous, Separate bus only) |
|  | 32 -bit/16-bit SRAM (Asynchronous, Separate bus only) |
| MPMC1: | 16-bit LVCMOS type DDR SDRAM |
|  | 32 -bit/16-bit NOR Flash (Asynchronous, Separate bus only) |
|  | 32-bit/16-bit SRAM (Asynchronous, Separate bus only) |


| Mode setting pin | Operation mode |
| :---: | :---: |
| SELMEMC |  |
| 0 | Use MPMC0 |
| 1 | Use MPMC1 |

Note 1: SDR SDRAM and DDR SDRAM cannot be used concurrently.
Note 2: The two memory controllers cannot be used by dynamically switching between them. The memory controller to be used must be fixed.

Refer to chapters on respective circuits for details.
The following shows the MPMC block diagram.


According to the voltage of the connected external memory, set pin and register as follows.
Note: The two memory controllers cannot be used by dynamically switching between them. The memory controller to be used must be fixed.

| Mode setting pin | Operation mode |  |
| :---: | :--- | :---: |
| SELDVCCM | Control pin of external memory except NAND Flash operate in the <br> DVCCM $=1.8 \pm 0.1 \mathrm{~V}$. |  |
| 0 | Control pin of external memory operate in the DVCCM $=3.3 \pm 0.3 \mathrm{~V}$. |  |
| 1 |  |  |

According to power voltage, adjust drive power of related ports. In the case of using SDRAM, related pin connections and the constant value setting register need be set.

The following table shows the required setting.

| Port drive power set register | Operation mode |
| :---: | :---: |
| PMCDRV<DRV_MEM1:0> |  |
| $0 y 11$ | control pin of external memory except NAND Flash operate in the DVCCM $=1.8 \pm 0.1 \mathrm{~V}$ |
| 0 y 01 | control pin of external memory operate in the DVCCM $=3.3 \pm 0.3 \mathrm{~V}$ |

Note: The PMCDRV register should be set during low-speed operation (PLL = OFF) after reset is released.
[SDR SDRAM]

| Bus width setting register | Operation mode |  |
| :---: | :--- | :---: |
| dmc_user_config_3 |  |  |
| $0 \times 00000000$ | 16bit bus in SDR SDRAM (MPMC0) |  |
| $0 \times 00000001$ | 32bit bus in SDR SDRAM (MPMC0) |  |

Note: The dmc_user_config_3 register should be set after reset is released and before SDRAM is initialized. This also applies after HOT_RESET by the PMC is released.

| Pin treatment | Operation mode |
| :---: | :---: |
| DMCCLKIN | $16 / 32$ bit bus in SDR SDRAM (MPMC0) |
| This pin isn't used. <br> (Fix DMCCLKIN to GND) | (Mn |

[DDR SDRAM]

| Bus width setting register | Operation mode |  |
| :---: | :---: | :---: |
| dmc_user_config_5 |  |  |
| $0 \times 00000058$ | 16bit bus in DDR SDRAM (MPMC1) <br> (32bit bus DDR type SDRAM isn't supported) |  |

Note: The dmc_user_config_5 register should be set after reset is released and before SDRAM is initialized. This also applies after HOT_RESET by the PMC is released.

| pin treatment | Operation mode |
| :---: | :---: |
| DMCCLKIN |  |
| Connect DMCCLKIN to DMCCLKP | 16bit bus in DDR SDRAM (MPMC1) <br> (32bit bus DDR type SDRAM isn't supported) |

### 3.10.1 EBI (External Bus Interface)

Memory controllers (MPMC0 and MPMC1) have a built-in SMC (Static Memory Contoroller) circuit and DMC (Dynamic Memory Controller) circuit.
The external bus of SMC is used also as the external bus of DMC in the TMPA900CM. However, SMC and DMC function as independent circuits in memory controller. DMC and SMC circuits are controlled by EBI (Exteranal Bus Interface).


EBI shifts the bus according to the access request from memory controller (DMC and SMC). If two Access requests of DMC and SMC are generated, EBI keeps the one Accsess request wait, when the other is accessing.

To avoid the one Access request is made to wait for a long time when one Access request is generated continuously, EBI manage the overlapped time, also it has a "Timeout counter"; the bus is released forcibely.
In the TMPA900CM, the higher the access speed and the frequency become, the higher the priority of the DMC becomes..

Therefore, it has function to prioritize DMC request by setting Timeout cycle of SMC side to register.

Table 3.10.2 Timeout for EBI

| DMC time out cycle | SMC time out cycle |
| :---: | :---: |
| 1024 clocks (Fixed) | to 1024 clocks (configurable with register) |

SMC timeout cycle setting register

| Base address = 0xF00A_0000 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register <br> Name | Address <br> (base+) | Type | Reset value | Description |  |
| smc_timeout | $0 \times 0050$ | R/W | 0x000000FF | SMC Timeout Register |  |

Note: "0x00000000" cannot be set. "0x00000001 to 0x000000FF" only is effective.
The smc_timeout cycle is controlled by a 10 bit counter, however, the effective bits in control register are Low-order 8bits only. The most significant bit (bit 7) of effective bits controls High-order 3bits of the 10 bit couter.
smc_timeout register


Note: To avoid an underflow in LCDC when setting DMC memory (SDRAM) to VRAM of LCDC,It is recommended to set this register to $0 y 01$.Please use this function together with the QOS function (refer to "DMC" section)

### 3.10.2 Overview of MPMCO

MPMC0 contains both a DMC (Dynamic Memory Controller) that controls SDRAM and SMC (Static Memory Controller) that controls NOR Flash and SRAM.

Features of a DMC (Dynamic Memroy Controller):
a. Supports 32 -bit/16-bit SDR SDRAM
b. Supports 1 channel Chip Select
c. Supports clock-basis adjusting function for SDRAM request timing.

Features of an SMC (Static Memory Controller):
(a) Supports asynchronous, 32 -bit/16-bit SRAM and NOR Flash (only separate buses are supported, and multiplex buses are not supported)
(b) Supports 2 channels Chip Select
(c) Cycle timings and memory data bus widths can be programmed for each Chip Select

### 3.10.3 Functions of MPMC0

Figure 3.10.1 is a simplified block diagram of MPMC0 circuits.


Figure 3.10.1 MPMCO Block Diagram
(a) Bus matrix

1. Bus matrix of AHB0, AHB1, AHB2 and AHB3 supports Round-Robin arbitation scheme. The following diagram shows the priority of bus requests.


Handling priority : (1) $\rightarrow$ (2) $\rightarrow$ (3) $\rightarrow$ (4) $\rightarrow$ (5)
2. Bus matrix 2 of LCDDA, DMAC1, DMAC2 and USB handles the earliest bus request first. If multiple bus requests are accepted simultaneously, they are prioritized as shown below.

LCDDA > USB > DMAC1 > DMAC2

Following diagram show the priority of bus request.


Handling priority: (1) $\rightarrow$ (2) $\rightarrow$ (3) $\rightarrow$ (5) $\rightarrow$ (4)
(b) Clock Variety

Control clock is controlled in PLLCG circuit.

1. Dynamic memory clock: Use HCLK clock
2. Static memory clock: Use HCLK or $1 / 2$ HCLK
(Set CLKCR5<SEL_SMC_MCLK>)

### 3.10.3.1 DMC (Dynamic Memeory Controller)

(1) DMC function outline

Table 3.10 .3 shows features of DMC.

Table 3.10.3 Features of DMC

|  |  |
| :--- | :--- |
| Support memory | SDR SDRAM <br> Support separate bus only |
| Data bus width | 16 bit/ 32 bit data bus width |
| Access areas | Max 512MB acess area <br> Chip select: DMCCSn only |
| Timing adjustment | Adjustable AC timing by register |
| Command | Mode Register setting, Auto refresh, Self Refresh, Active, Precharge, Read/Write command, <br> Powerdown etc. |
| Clock | DMCSCLK frequency = f foLk <br> Fixed to GND (Input clock pin DMCCLKIN can not be used) |
| External control pin | D31 to D0, A23 to A0, <br> DMCSDQM3, DMCSDQM2, DMCSDQM1, DMCSDQM0, <br> DMCCSn, DMCWEn, DMCRASn, DMCCASn, <br> DMCBA0, DMCBA1, DMCCKE, DMCSCLK, DMCDCLKN, DMCAP |

(2) DMC block diagram

Figure 3.10.2 is a DMC block diagram.


Figure 3.10.2 DMC Block Diagram
(a) Arbiter

The arbiter receives access commands from the DMC I/F and the memory manager, and after access arbitration, it passes the highest priority command to the memory I/F.

Data is read from the memory I/F to the DMC I/F.
(b) Memory manager

The memory manager monitors and controls status of DMC block.
(3) DMC Function operation
(a) Arbiter operation

1. read/write access arbitration
2. For read accesses, QoS (Quality of Service) is provided.
3. Hazard detection (Read after Read (RAR) and Write after Write (WAW)).

Note: For DMC, Read after write and Write after Read are not provided
4. The arbiter keeps track of the activity of the bank of FSMs in the memory interface. This enables the arbiter to select an entry from the queue that does not stall the memory pipeline.
(b) Memory manager operation

1. Monitor and control DMC circuit
2. Issuing direct comands

- NOP
- Prechargeall
- Autorefresh
- Modereg
- Extended modereg

3. Auto Refresh function is provided

Set Auto Refresh timing by 15 bit counter
(c) Memory interface operation

According to use, there are three kinds of built-in FIFOs

1. command FIFO: 2 words
2. read data FIFO: 10 words
3. write data FIFO: 10 words

* As the FIFO sizes of either read or write FIFO is 10 words, the max size for one transfer is 8 words. (1word $=32$ bit data)
When you use SDRAM of 32 bit bus, it can not be set to Burst16.
(d) Low_power function

DMC provide 2 kinds of Low_power modes.

1. By setting dmc_memc_cmd_3 register, Self Refresh Mode is available.
2. By setting dmc_memory_cfg_3 register, either of the two modes is available: Clock Suspend Mode to stop memory clock (DMCCLK) or Power Down Mode to make the CKE pin (CKE = low) invalid automatically when there is no memory access.

Note: Clock Suspend Mode function and Power Down mode cannot be used concurrently.

## (e) QoS Function

The QoS function is available in read-accessing only.
The QoS function is the service function for exception handling at Round-Robin which is controlled by Bus matrix for MPMC. This function is available in read-accessing only.
dmc_id_x_cfg_3<qos_min> is set by a register within the DMC on a port by port basis. dmc_id_x_cfg_3<qos_min> indicates a required read maximum latency.

A QoS_max timeout causes the transaction to be raised to a higher priority.
You can also set the dmc_id_x_cfg_3<qos_min> to enable for a specific port so that its transfers are serviced with a higher priority.

This impacts the overall memory band width because it limits the options of the scheduling algorithm.

If dmc_id_x_cfg_3<qos_enable> enable bit for the port is set in the register bank, the qos_max latency value is decremented every cycle until it reaches zero.

If the entry is still in the queue when the Internal counter value reaches zero then the entry becomes the highest priority. This is called a time-out.

If qos_min is set to enable, qos_max value is ignored and it always becomes the highest priority.

Table 3.10.4 SDR Memory Setup Example

| Base address = 0xF430_0000 |  |  |
| :---: | :---: | :---: |
| Register address | Write data | Description |
| 0x0014 | 0x00000006 | Set cas_Latency to 3 |
| 0x0018 | 0x00000000 | Set t_dqss to 0 |
| 0x001C | 0x00000002 | Set t_mrd to 2 |
| 0x0020 | 0x00000007 | Set t $\quad$ ras to 7 |
| 0x0024 | 0x0000000B | Set t_rc to 11 |
| 0x0028 | 0x00000015 | Set t_rcd to 5 and schedule_rcd to 2 |
| 0x002C | 0x000001F2 | Set t_rfc to 18 and schedule_ffc to 15 |
| 0x0030 | 0x00000015 | Set t_rp to 5 and schedule_rp to 2 |
| 0x0034 | 0x00000002 | Set t r rrd to 2 |
| 0x0038 | 0x00000003 | Set t_wr to 3 |
| 0x003C | 0x00000002 | Set t_wtr to 2 |
| 0x0040 | 0x00000001 | Set t_xp to 1 |
| 0x0044 | 0x0000000A | Set t_xsr to 10 |
| 0x0048 | 0x00000014 | Set t_esr to 20 |
| 0x000C | 0x00010020 | Set memory configuration |
| 0x0010 | 0x00000A60 | Set auto refresh period to be every 2656 DMCSCLK periods |
| 0x0200 | 0x000000FF | Set chip select for chip 0 to be $0 \times 00 \mathrm{XXXXXX}$, rbc configuration |
| 0x0008 | 0x000C0000 | Carry out chip 0 Nop command |
| 0x0008 | 0x00000000 | Carry out chip 0 Prechargeall command |
| 0x0008 | 0x00040000 | Carry out chip 0 Autorefresh command |
| 0x0008 | 0x00040000 | Carry out chip 0 Autorefresh command |
| 0x0008 | 0x00080032 | Carry out chip 0 Mode Reg command 0x32 mapped to low add bits |
| 0x0004 | 0x00000000 | Change DMC state to Ready |

(4) DMC register description of MPMC0

Table 3.10.5 DMC SFR list of MPMCO

Base address $=0 \times F 430 \_0000$

| Register <br> Name | Address (base +) | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| dmc_memc_status_3 | 0x0000 | RO | 0x00000380 | DMC Memory Controller Status Register |
| dmc_memc_cmd_3 | 0x0004 | WO | - | DMC Memory Controller Command Register |
| dmc_direct_cmd_3 | 0x0008 | WO | - | DMC Direct Command Register |
| dmc_memory_cfg_3 | 0x000C | R/W | 0x00010020 | DMC Memory Configuration Register |
| dmc_refresh_prd_3 | $0 \times 0010$ | R/W | 0x00000A60 | DMC Refresh Period Register |
| dmc_cas_latency_3 | $0 \times 0014$ | R/W | 0x00000006 | DMC CAS Latency Register |
| dmc_t_dqss_3 | 0x0018 | R/W | 0x00000001 | DMC t_dqss Register |
| dmc_t_mrd_3 | 0x001C | R/W | 0x00000002 | DMC t_mrd Register |
| dmc_t_ras_3 | 0x0020 | R/W | 0x00000007 | DMC t_ras Register |
| dmc_t_rc_3 | 0x0024 | R/W | 0x0000000B | DMC t_rc Register |
| dmc_t_rcd_3 | $0 \times 0028$ | R/W | 0x0000001D | DMC t_rcd Register |
| dmc_t_rfc_3 | 0x002C | R/W | 0x00000212 | DMC t_rfc Register |
| dmc_t_rp_3 | 0x0030 | R/W | 0x0000001D | DMC t_rp Register |
| dmc_t_rrd_3 | 0x0034 | R/W | 0x00000002 | DMC t_rrd Register |
| dmc_t_wr_3 | 0x0038 | R/W | 0x00000003 | DMC t_wr Register |
| dmc_t_wtr_3 | 0x003C | R/W | 0x00000002 | DMC t_wtr Register |
| dmc_t_xp_3 | 0x0040 | R/W | 0x00000001 | DMC t_xp Register |
| dmc_t_xsr_3 | 0x0044 | R/W | 0x0000000A | DMC t_xsr Register |
| dmc_t_esr_3 | $0 \times 0048$ | R/W | $0 \times 00000014$ | DMC t_esr Register |
| dmc_id_0_cfg_3 dmc_id_1_cfg_3 dmc_id_2_cfg_3 dmc_id_3_cfg_3 | $\begin{aligned} & 0 \times 0100 \\ & 0 \times 0104 \\ & 0 \times 0108 \\ & 0 \times 010 \mathrm{C} \\ & \hline \end{aligned}$ | R/W | 0x00000000 | DMC id_<0-3>_cfg Registers |
| dmc_chip_0_cfg_3 | $0 \times 0200$ | R/W | 0x0000FF00 | DMC chip_0_cfg Registers |
| Reserved | 0x0204 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | $0 \times 0208$ | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x020C | - | Undefined | Read as undefined. Write as zero. |
| Reserved | $0 \times 0300$ | - | Undefined | Read as undefined. Write as zero. |
| dmc_user_config_3 | 0x0304 | WO | Undefined | DMC user_config Register |
| Reserved | 0x0E00 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E04 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E08 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0FE0-0x0FEC | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0FF0-0x0FFC | -- | Undefined | Read as undefined. Write as zero. |

Note: The APB supports only single-word 32-bit accesses. Read from or write to registers at single-word 32-bit mode.

## MPMC0

The status of register read/write access (dmc_memc_status_3 status)
$\circ$ :permitted $\times$ :prohibited

| Register <br> Name | Type | Read |  |  |  | Write |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | dmc_memc_status_3 |  |  |  | dmc_memc_status_3 |  |  |  |
|  |  | config | Ready | Paused | Low_power | config | Ready | Paused | Low_power |
| dmc_memc_status_3 | RO | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - | - |
| dmc_memc_cmd_3 | WO | - | - | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| dmc_direct_cmd_3 | WO | - | - | - | - | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_memory_cfg_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_refresh_prd_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_cas_latency_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_dqss_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_mrd_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_ras_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rc_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rcd_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rfc_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rp_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rrd_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_wr_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_wtr_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_xp_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_xsr_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_esr_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_id_0_cfg_3 <br> dmc_id_1_cfg_3 <br> dmc_id_2_cfg_3 <br> dmc_id_3_cfg_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\bigcirc$ |
| dmc_chip_0_cfg_3 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\bigcirc$ |
| dmc_user_config_3 | WO | - | - | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

1. dmc_memc_status_3 (DMC Memory Controller Status Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:10] | - | - | Undefined | Read as undefined. |
| [9] | memory_banks | RO | 0y1 | Setting value of the maximum number of banks that the DMC supports: <br> (Fixed to 4 banks) |
| [8:7] | Reserved | - | Undefined | Read as undefined. |
| [6:4] | memory_ddr | RO | Oy000 | Types of SDRAM that the DMC supports: <br> $0 y 000=$ SDR SDRAM <br> 0y001 = Reserved <br> $0 y 011$ = Reserved <br> 0y010 = Reserved <br> 0y1xx = Reserved |
| [3:2] | memory_width | Ro | $0 y 01$ | External memory bus width: $\begin{aligned} & 0 y 00=16 \text {-bit } \\ & \text { 0y01 }=32 \text {-bit } \\ & \text { 0y10 }=\text { Reserved } \\ & \text { 0y11 }=\text { Reserved } \end{aligned}$ |
| [1:0] | memc_status | RO | 0y00 | Memory controller status: <br> 0y00 = Config <br> 0y01 = Ready <br> 0y10 = Paused <br> 0y11 = Low-power |

## [Description]

a. <memory_banks>

Setting value of the maximum number of banks that the DMC supports:
Fixed to 4 banks.
b. <memory_ddr>

Types of SDRAM that the DMC supports.
Fixed to 0y000 (SDR SDRAM)
c. <memory_width>

External memory bus width:
$0 \mathrm{y} 00=16$-bit
$0 \mathrm{y} 01=32$-bit
$0 y 10=$ Reserved
$0 \mathrm{y} 11=$ Reserved.
d. <memc_status>

Memory controller status:
0y00 = Config
0y01 = Ready
$0 \mathrm{y} 10=$ Paused
$0 y 11=$ Low-power
2. dmc_memc_cmd_3 (DMC Memory Controller Command Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 0004)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[2: 0]$ | memc_cmd | wo | - | Change the memory controller status: <br> oy000 $=$ Go <br> 0y001 = Sleep <br> 0y010 = Wakeup <br> 0y011 = Pause <br> Oy100 = Configure |
|  |  |  |  |  |
|  |  |  |  |  |

## [Description]

a. <memc_cmd>

Settings of this register can change the DMC state machine. If a previously issued command for changing the states is being executed, a new command is issued after the previous command is completed.

The following diagram shows DMC state transitions for Low`power.


## DMC State Transitions

When the DMC exits the Reset state, it automatically enters the Config state. The state transition from Pause to Config is effected by a Config command. Register settings must be made during the Config state.

When the DMC state is shifted to Ready, reads from and writes to the SDRAM are allowed. When a read or write is executed, the SDRAM will change from IDLE to ACTIVE.

When the DMC state is Ready, a Pause command shifts the DMC to Pause. The SDRAM state at this time varies depending on the immediately preceding command executed on the SDRAM. If a Read or Write has been executed, the SDRAM will be shifted to ACTIVE. If a AutoRefresh has been executed, the SDRAM will be shifted to IDLE (Note).

When the DMC state is shifted from Pause to Low power by a Sleep command, after All Bank Precharge is executed, CKE will be driven "L" and the SDRAM will automatically enter the Self-refresh state.
When the DMC state is shifted from Low power to Pause by a Wakeup command, a Self-refresh Exit command will be issued. The SDRAM then automatically exists the Self-refresh state and enters the IDLE state.

Note: The SDRAM can be shifted from ACTIVE to IDLE by either of the following two settings: dmc_direct_cmd_3< memory_cmd>0y00 = Prechargeall or 0y01 = Autorefresh

## 3. dmc_direct_cmd_3 (DMC Direct Command Register)

This register sets each command for external memory and external memory mode register.
This register sets the initial setting of external memory.

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0008)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:22] | - | - | Undefined | Read undefined. Write as zero. |
| [21:20] | chip_nmbr | wo | - | Always write 0y00. |
| [19:18] | memory_cmd | wo | - | Determines the command required: <br> Oy00 = Prechargeall <br> 0y01 = Autorefresh <br> $0 y 10=$ Modereg or Extended Modereg <br> $0 y 11$ = NOP |
| [17:16] | bank_addr | wo | - | Bits mapped to external memory bank address bits when command is Modereg access. $\begin{aligned} & \text { 0y00 }=\text { bank0 } \\ & \text { 0y01 }=\text { bank1 } \\ & \text { 0y10 }=\text { bank2 } \\ & \text { 0y11 }=\text { bank3 } \\ & \hline \end{aligned}$ |
| [15:14] | - | - | Undefined | Read undefined. Write as zero. |
| [13:0] | addr_13_to_0 | wo | - | Bits mapped to external memory address bits [13:0] when command is Modereg access. |

a. <memory_cmd>

Determines the command required:
0y00 = Prechargeall
0y01 = Autorefresh
$0 y 10=$ Modereg or Extended Modereg
$0 \mathrm{y} 11=\mathrm{NOP}$
b. <bank_addr>

Bits mapped to external memory bank address bits when command is Modereg access.
$0 y 00=$ bank0
$0 y 01=$ bank 1
$0 \mathrm{y} 10=$ bank 2
$0 y 11$ = bank3
c. <addr_13_to_0>

Bits mapped to external memory address bits [13:0] when command is Modereg access.
4. dmc_memory_cfg_3 (DMC Memory Configuration Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 000 C)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:23] | - | - | Undefined | Read as undefined. Write as zero. |
| [22:21] | active_chips | R/W | Oy00 | Always write 0y00 |
| [20:18] | - | - | Undefined | Read as undefined. Write as zero. |
| [17:15] | memory_burst | R/W | Oy010 | Set the read/write access burst length for the SDRAM <br> 0y000 = Burst 1 <br> $0 y 001=$ Burst 2 <br> 0y010 $=$ Burst 4 <br> $0 y 011=$ Burst 8 <br> 0y100 = Burst 16 (Note) <br> Other = Reserved |
| [14] | stop_mem_clock | R/W | Oy0 | memory clock stop: Oy0 = Disable Oy1 = Enable |
| [13] | auto_power_down | R/W | OyO | SDRAM auto Power down Enable: $\begin{aligned} & \text { Oy0 }=\text { Disable } \\ & \text { Oy1 }=\text { Enable } \end{aligned}$ |
| [12:7] | power_down_prd | R/W | 0y000000 | Number of SDRAM automatic power-down memory clocks: <br> (Min. value = 1) <br> Oy000001 to 0y111111 |
| [6] | ap_bit | R/W | Oy0 | The position of the auto-precharge bit in the memory address: $\text { Oy0 = address bit } 10$ $0 y 1=\text { address bit } 8$ |
| [5:3] | row_bits | R/W | 0y100 | The number of row address bits: $0 y 000=11$ bits $0 y 001=12$ bits $0 y 010=13$ bits $0 y 011=14$ bits $0 y 100=15$ bits $0 y 101=16$ bits Other = Reserved |
| [2:0] | column_bits | R/W | 0y000 | The number of column address bits: 0y000 = 8 bits $0 y 001=9$ bits $0 y 010=10$ bits $0 y 011=11$ bits 0y100 = 12 bits Other $=$ Reserved |

[Description]
a. <memory_burst>

Set the read/write access burst length for the controller.
You must program this value to match the memory burst length set in dmc_direct_cmd_3 Note: When you use SDRAM of 32bit bus, it can not be set to Burst 16 .
b. <stop_mem_clock>

The clock supply to the SDRAM can be stopped while it is not being accessed. When an SDRAM access request occurs again, the clock is automatically restarted.

Note 1: Depending on the SDRAM type, it may not be possible to stop the clock supply to the SDRAM while it is not being accessed. When using this function, be sure to carefully check the specifications of the SDRAM to be used.

Note 2: The memory clock stop function and the SDRAM auto powerdown function cannot be used concurrently. Use only either of the two.
c. <auto_power_down>

When no SDRAM access request is present and the command FIFO of the memory controller becomes empty, the SDRAM can be placed into Powerdown mode by automatically disabling CKE after the number of clock cycles specified in the power_down_prd field. When an SDRAM access request occurs again, CKE is automatically enabled to exit the Powerdown mode.

Note: The memory clock stop function and the SDRAM auto powerdown function cannot be used concurrently. Use only either of the two.
d. <row_bits>, <column_bits>

These bits set the row and columun addresses. Selectable maximum memory size is 512 Mbytes.
5. dmc_refresh_prd_3 (DMC Refresh Period Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[14: 0]$ | refresh_prd | R/W | 0x0A60 | Auto-refresh cycle (number of memory clocks): <br> 0x0000 to 0x7FFF |

## [Description]

a. <refresh_prd>

The value of the refresh counter decrements from the value set in the dmc_refresh_prd_3 (the number of Memory clocks), and when the counter reaches zero, auto-refresh requests are occured to external memory.


Figure 3.10.3 Auto-refresh Cycles Operation Example
6. dmc_cas_latency_3 (DMC CAS Latency Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 0014)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[3: 1]$ | cas_latency | R/W | 0y011 | CAS latency setting (number of memory clocks): <br> Oy000 to 0y111 |
| $[0]$ | - | - | Undefined | Read as undefined. Write as zero. |

[Description]
a. <cas_latency>

CAS latency setting (number of memory clocks): 0 y 000 to 0 y 111

DMCSCLK

DMCSDQMx

DMCSCSn

DMCRASn

DMCCASn

DMCWEn

A0 to A15

DMCAP

D0 to D31


Figure 3.10.4 CAS Latency Example $(C L=2)$
7. dmc_t_dqss_3 (DMC t_dqss Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[1: 0]$ | t_dqss | R/W | Oy01 | DQS setting (number of memory clocks) <br> In the initial state (before operation), fix to 0y00 |

[Description]

* The DQS signal is not available in MPMC0. <t_dqss> must be set to $0 y 00$ in initial setting.

8. dmc_t_mrd_3 (DMC t_mrd Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 430 \_0000\right)+(0 x 001 \mathrm{C})$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 7]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[6: 0]$ | t_mrd | R/W | Oy0000010 | Mode register command time <br> (Number of memory clocks): <br> 0x00 to 0x7F |

[Description]
a. <t_mrd>

Set time (memory clocks) from mode register command (set by dmc_direct_cmd_3<addr_13_to_0>) to other command: 0 x 00 to 0 x 7 F

* Depending on other AC settings and operations, the actual delay time may be longer than the specified time. Set the minimum number of clocks in this register.


Figure 3.10.5 Example of transition from mode register write to other commands
9. dmc_t_ras_3 (DMC t_ras Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[3: 0]$ | t_ras | R/W | $0 \times 7$ | Time between RAS and Precharge <br> (number of memory clocks): <br> $0 \times 0$ to 0xF |

[Description]
a. <t_ras>

Time between RAS and Precharge (number of memory clocks):
0 x 0 to 0 xF

* Depending on other AC settings and operations, the actual delay time may be longer than the specified time. Set the minimum number of clocks in this register.


Figure 3.10.6 Time from Active to Precharge
10. dmc_t_rc_3 (DMC t_rc Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0024)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[3: 0]$ | t_rc | R/W | Oy1011 | Delay between Active bank A and next Active bank <br> A(Number of memory clocks) <br> 0x0 to 0xF |

[Description]
a. <t_rc>

The delay time from Active bank command to Active bank command in the same BANK.
(memory clocks)
0 x 0 to 0 xF

* Depending on other AC settings and operations, the actual delay time may be longer than the specified time. Set the minimum number of clocks in this register.


Figure 3.10.7 Delay Time between Two Successive Active Bank As
11. dmc_t_rcd_3 (DMC t_rcd Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0028)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 6]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[5: 3]$ | schedule_rcd | R/W | Oy011 | Set min delay from RAS to CAS. <br> Set to (t_rcd setting value -3) |
| $[2: 0]$ | t_rcd | R/W | Oy101 | Set min delay from RAS to CAS. <br> (Number of memory clocks): <br> Oy000 to Oy111 |

[Description]
a. <schedule_rcd>

Set min delay from RAS to CAS. (Number of memory clocks)
Set to (t_rcd setting value -3).
b. <t_rcd>

Set min delay from RAS to CAS (Number of memory clocks):
0y000 to 0y111


DMCAP

Figure 3.10.8 Time from Active to read command
12. dmc_t_rfc_3 (DMC t_rfc Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 002 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 10]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[9: 5]$ | schedule_rfc | R/W | $0 y 10000$ | Autorefresh command time setting <br> Set to (t_rfc setting value -3) |
| $[4: 0]$ | t_rfc | R/W | $0 y 10010$ | Autorefresh command time setting <br> (Number of memory clocks) <br> Oy00000 to 0y11111 |

[Description]
a. <schedule_rfc>

Autorefresh command time setting.
Set to (t_rfc setting value -3).
a. <t_rfc>

Autorefresh command time setting (Number of memory clocks):
0y00000 to 0y11111


Figure 3.10.9 Time from Autorefresh Command to Other Command
13. dmc _t_rp_3 (DMC t_rp Register)

Address $=\left(0 x F 430 \_0000\right)+(0 x 0030)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 6]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[5: 3]$ | schedule_rp | R/W | Oy011 | Precharge delay setting to RAS. <br> Set to (t_rp setting value -3 ). |
| $[2: 0]$ | t_rp | R/W | 0y101 | Set the time from Precharge to RAS (number of memory <br> clocks): <br> 0y000 to 0y111 |

[Description]
a. <schedule_rp>

Set the time from Precharge to RAS.
Set to (t_rp setting value -3).
b. <t_rp>

Set the time from Precharge to RAS (number of memory clocks):
0y000 to 0y111

DMCSCLK


Figure 3.10.10 Time from Precharge to Other Command (including Auto_fresh)
14. dmc_t_rrd_3 (DMC t_rrd Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0034)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[3: 0]$ | t_rrd | R/W | 0y0010 | Delay time from Active bank A to Active bank B (Number of <br> memory clocks): <br> $0 \times 0$ to $0 \times F$ |

[Description]
a. <t_rrd>

Delay time from Active bank A to Active bank B (Number of memory clocks): 0x0 to 0xF


Figure 3.10.11 Time between Active bank $A$ and other Active bank $B$
15. dmc_t_wr_3 (DMC t_wr Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0038)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[2: 0]$ | t_wr | R/W | Oy011 | Delay from the last write data to Precharge <br> (Number of memory clocks): <br> Oy000 to 0y111 |

[Description]
a. <t_wr>

Delay from the last write data to Precharge (number of memory clocks).
Actual time (memory clocks): <t_wr>+1.
When $\langle\mathrm{t}$ _wr $>=0 \mathrm{y} 000$, actual time (memory clocks) $=9$ memory clocks.


Figure 3.10.12 Time between Last Data of Write and Precharge
16. dmc_t_wtr_3 (DMC t_wtr Register)

| Bit <br> Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 430 \_0000\right)+(0 x 003 C)$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[2: 0]$ | t_wtr | R/W | 0y010 | Setting value from the last write data to read command <br> (memory clocks) <br> Oy000 to 0y111 |

[Description]
a. <t_wtr>

Delay from the last write data to read command (memory clocks).
When <t_wtr> $=0 y 000$, actual time (memory clocks) $=8$ memory clocks.


Figure 3.10.13 Time between Last data of write and Read command
17. dmc _t_xp_3 (DMC t_xp Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0040)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | t_xp | R/W | $0 \times 01$ | Set the exit power-down command time <br> (Number of memory clocks) <br> 0x00 to 0xFF |

[Description]
a. <t_xp>

Time between Powerdown Exit command and other command (memory clocks)
Actual time (memory clocks): <t_xp> + 1


Figure 3.10.14 Time between Powerdown Exit Command and Other Command
18. dmc_t_xsr_3 (DMC t_xsr Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 0044)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | t_xsr | R/W | 0x0A | Time from Self-refresh Exit command to other command <br> (memory clocks) <br> $0 \times 00$ to 0xFF |

[Description]
a. <t_xp>

Time from Self-refresh Exit command to other command (memory clocks)


Figure 3.10.15 Time between Self-refresh Exit command and other command
19. dmc_t_esr_3 (DMC t_esr Register)

Address $=\left(0 \times F 430 \_0000\right)+(0 \times 0048)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | t_esr | R/W | 0x14 | The minimum time from Self-refresh Entry to Exit: <br> (memory clocks) <br> $0 \times 00$ to 0xFF |

Note: Self-refersh Exit have to use Wakeup direct command ,this register is only to set the the minimum time from Self-refresh Entry to Exit
[Description]
a. <t_esr>

The minimum time from Self-refresh Entry to Exit (memory clocks) 0 x 00 to 0 xFF


Figure3.10.16 Minimum execution time between Self-refresh Entry and Exit
20. dmc_id_<0-3>_cfg_3 Registers

> Address $=\left(0 x F 430 \_0000\right)+(0 x 0100)$
> Address $=\left(0 x F 430 \_0000\right)+(0 \times 0104)$
> Address $=\left(0 x F 430 \_0000\right)+(0 \times 0108)$
> Address $=\left(0 x F 430 \_0000\right)+(0 x 010 C)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9:2] | qos_max | R/W | 0x00 | maximum QoS: $0 \times 00 \sim 0 \times F F$ |
| [1] | qos_min | R/W | Oy0 | minimum QoS selection: <br> OyO $=$ QoS max mode <br> Oy1 $=$ QoS min mode |
| [0] | qos_enable | R/W | OyO | Enable QoS <br> Oy0 = Disable <br> Oy1 = Enable |

[Description]
QoS setting register list

| Register | Address | Correspond to AHB |
| :---: | :---: | :--- |
| dmc_id_0_cfg_3 | $\left(0 \times F 430 \_0000\right)+(0 \times 0100)$ | AHB0 : CPU Data |
| dmc_id_1_cfg_3 | $\left(0 x F 430 \_0000\right)+(0 \times 0104)$ | AHB1 : CPU Inst |
| dmc_id_2_cfg_3 | $\left(0 x F 430 \_0000\right)+(0 \times 0108)$ | AHB2 : LCDC |
| dmc_id_3_cfg_3 | $\left(0 x F 430 \_0000\right)+(0 \times 010 C)$ | AHB3 : multilayer bus matrix2 |
| (LCDDA,USB,DMAC1,DMAC2) |  |  |

a. <qos_max>

QoS maximum value setting:
0x00 to 0xFF
b. <qos_min>

Minimum QoS selection:
$0 \mathrm{y} 0=$ QoS max mode
$0 \mathrm{y} 1=\mathrm{QoS}$ min mode ,
QoS minimum has priority over QoS maximum.
c. <qos_enable>

Enable QoS:
0y0 $=$ Disable
$0 \mathrm{y} 1=$ Enable
21. dmc_chip_0_cfg_3 (DMC chip_0_cfg Registers)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0200)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 17]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[16]$ | brc_n_rbc | R/W | 0y0 | SDRAM address structure: <br> 0y0 $=$ row, bank, column <br> 0y1 $=$ bank, row, column |
| $[15: 8]$ | address_match | R/W | 0xFF | Set the start address [31:24]: <br> 0x00 to 0xFF |
| $[7: 0]$ | address_mask | R/W | 0x00 | Set the mask value of the start address [31:24]: <br> The bit for the value 1 is a bit for address comparison <br> 0x00 to 0xFF |

[Description]
a. <brc_n_rbc>

SDRAM address structure:
0y0 = row, bank, column
$0 \mathrm{y} 1=$ bank, row, column
b. <address_match>

Set the start address [31:24].
Do not access DMC area (Not used) except for configured CS area, if you accessed to memory less than 512 MB .
Note: When you set the start address, refer to the section 3.3 Memory Map, and confirm valid areas.
c. <address_mask>

Set the CS areas.
Determine which bit in the start address should be or should not be compared.
$0 \mathrm{y} 0=$ Not compare
$0 y 1=$ Compare
22. dmc_user_config_3 (DMC user_config Register)

Address $=\left(0 x F 430 \_0000\right)+(0 \times 0304)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7]$ | Reserved | - | Undefined | Read as undefined. Write as zero. |
| $[6: 4]$ | dmclk_out1 | wo | Oy000 | SDR SDRAM constant value setting: <br> must fix to Oy000 |
| $[3: 1]$ | Reserved | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | sdr_width | wo | Oy0 | Set the memory data bus width of corresponding <br> external SDR memory: <br> OyO: 16-bit <br> 0y1: 32-bit |

[Description]
a. <sdr_width>

Set the memory data bus width of corresponding external SDR memory:
$0 \mathrm{y} 0=16$-bit
$0 y 1=32$-bit

### 3.10.3.2 SMC (Static Memroy Controller)

This device contains SMC (Static Memory Controller) that controls the external memory (NOR Flash memory, Mask ROM SRAM and etc.).
(1) SMC function outline

Table 3.10.6 shows features of SMC.

Table 3.10.6 Features of SMC

|  | Features |
| :---: | :---: |
| Support memory | External static memory (NOR Flash memory and SRAM, etc.) Support separate bus only |
| Data bus width | 16bit/32bit data bus width |
| Access areas | 2 areas supported by Chip select. <br> Max aceess area: <br> SMCCSOn: 512 MB <br> SMCCS1n: 512 MB |
| Timing adjustment | Adjustable AC timing by register |
|  | Support external wait request (only in Synchronous mode) |
| Clock | Selectable clock for external pin ( $\mathrm{f}_{\text {HCLK }}$ or $\mathrm{f}_{\text {HCLK }} / 2$ ) by the clock controller register CLKCR5<SEL_SMC_MCLK> |
| External control pin | D31 to D0, A23 to A0, <br> SMCBE0n, SMCBE1n, SMCBE2n, SMCBE3n, <br> SMCCS0n, SMCCS1n,SMCOEn,SMCWEn |

(2) SMC block diagram

Figure 3.10.17 is a SMC block diagram.


Figure 3.10.17 SMC block diagram
(a) Arbiter

The Arbiter receives accesses from the SMC I/F and memory manager. Read/Write requests are arbitrated on a Round-Robin basis. Requests from the manager heve the highest priority.
(b) Memory manager

Updates timing registers and controls commands issued to memory
(3) SMC Functionfunction
(a) APB slave I/F

The APB slave I/F adds a wait state for all reads and writes
More than one wait state is generated in the following case:
Outstanding direct commands
A memory command is received, but the previous memory command has not been completed.
(b) Format

1. hazard

- Read After Read (RAR)
- Write After Write (WAW)
- Read After Write (RAW)
- Write After Read (WAR)

2. Access to the SRAM memory

- Standard SRAM access
- Memory address shifting
- Memory burst alignment

The burst align settings are necessary in order to support asynchronous page mode memory. No burst align settings are necessary for Nor Flash.

Memory burst length: Supported memory burst transfer length is from 1 to 32 beats. A continuous burst is also supported. However, the length of burst transfer is limited by the size of read and write data FIFOs. The burst length of read and write data is 4 .

Booting using the SRAM: The lowest RAM CS (generally RAM CS0) can be booted.
(c) Memory manager operation

The memory manager controls the SMC state and manages update of chip configuration registers.
(d) Chip configuration registers

A function that synchronizes with switching of SMC operational modes
Direct commands
The SMC supports updating of the controller and memory configuration registers by using the following two methods:

- Control by using memory device pins
- Software mechanism: Control by sequence requests by read/write commands
(e) Memory I/F operation

The memory I/F issues commands and controls their timings.
(4) SMC Registers for MPMC0

Table 3.10.7 MPMCO SMC SFR list
Base address $=0 \times F 4301000$

| Register <br> Name | Address <br> (base+) | Type | Reset value | Description |
| :---: | :---: | :---: | :---: | :---: |
| Reserved | 0x0000 | RO | Undefined | Read as undefined. |
| smc_memif_cfg_3 | 0x0004 | RO | 0x0000002D | SMC Memory Interface Configuration Register |
| Reserved | 0x0008 | - | - | Write prohibited |
| Reserved | 0x000C | - | - | Write prohibited |
| smc_direct_cmd_3 | $0 \times 0010$ | WO | - | SMC Direct Command Register |
| smc_set_cycles_3 | $0 \times 0014$ | WO | - | SMC Set Cycles Register |
| smc_set_opmode_3 | $0 \times 0018$ | WO | - | SMC Set Opmode Register |
| Reserved | 0x0020 | - | Undefined | Read as undefined. Write as zero. |
| ```smc_sram_cycles0_0_3 smc_sram_cycles0_1_3 Reserved Reserved``` | $\begin{aligned} & 0 \times 0100 \\ & 0 \times 0120 \\ & 0 \times 0140 \\ & 0 \times 0160 \\ & \hline \end{aligned}$ | RO | 0x0002B3CC | SMC SRAM Cycles Registers <0-1> |
| smc_opmode0_0_3 <br> smc_opmode0_1_3 <br> Reserved <br> Reserved | $\begin{aligned} & 0 \times 0104 \\ & 0 \times 0124 \\ & 0 \times 0144 \\ & 0 \times 0164 \end{aligned}$ | RO | $0 \times 20 E 00802$ <br> $0 \times 60 E 00802$ <br> - <br> - | SMC Opmode Registers <0-1> |
| Reserved | $0 \times 0200$ | - | Undefined | Read as undefined. Write as zero. |
| Reserved | $0 \times 0204$ | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E00 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E04 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E08 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0FE0-0x0FEC | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0FF0-0x0FFC | - | Undefined | Read as undefined. Write as zero. |

Note: The APB supports only single-word 32-bit accesses. Read from or write to registers at single-word 32-bit mode.

1. smc_memif_cfg_3 (SMC Memory Interface Configuration Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Read undefined. |
| [5:4] | memory_width0 | RO | $0 y 10$ | Maximum external SMC memory bus width: <br> $0 y 00=$ Reserved. <br> $0 y 01=16$ bits <br> $0 y 10=32$ bits <br> 0y11 = Reserved |
| [3:2] | memory_chips0 | RO | 0y11 | The number of supported memory CS: $\begin{aligned} & 0 y 00=1 \text { chip } \\ & 0 y 01=2 \text { chips } \\ & 0 y 10=\text { Reserved } \\ & 0 y 11=\text { Reserved } \end{aligned}$ |
| [1:0] | memory_type0 | RO | $0 y 01$ | The number of supported memory types: $\begin{aligned} & 0 y 00=\text { Reserved } \\ & 0 y 01=\text { SRAM } \\ & 0 y 10=\text { Reserved } \\ & \text { 0y11 }=\text { Reserved } \end{aligned}$ |

Note: This register cannot be read while it is being reset
[Description]
a. <memory_width0>

Maximum external SMC memory bus width:
$0 y 01=16$ bits
$0 \mathrm{y} 10=32$ bits
Others $=$ Reserved
b. <memory_chips0>

The number of supported memory CS:
$0 y 00=1$ chip
$0 \mathrm{y} 01=2$ chips
$0 \mathrm{y} 10=$ Reserved
$0 \mathrm{y} 11=$ Reserved
c. <memory_type0>

The number of supported memory types:
$0 \mathrm{y} 01=$ SRAM
Others $=$ Reserved
2. smc_direct_cmd_3 (SMC Direct Command Register)

Address $=\left(0 x F 430 \_1000\right)+(0 x 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:26] | - | - | Undefined | Read as undefined. Write as zero. |
| [25:23] | chip_select | wo | - | CS selection: <br> 0y000 = CS0 <br> 0y001 = CS1 <br> 0y010 = Reserved <br> 0y011 = Reserved <br> 0y100 to 0y111 = Reserved |
| [22:21] | cmd_type | wo | - | Current command: <br> Oy00 = UpdateRegs and AHB command <br> 0y01 = ModeReg access <br> 0y10 = UpdateRegs <br> 0y11 = ModeReg and UpdateRegs |
| [20] | - | - | Undefined | Reserved |
| [19:0] | addr | wo | - | When cmd_type = 0 y00 (ModeReg access): <br> Add set value: specify the external memory address [19:0]. <br> When cmd_type = Oy00 (UpdateRegs and AHB command): <br> Addr [15:0] is set to the set value of hwdata [15:0], and the set value of Addr [19:16] will be undefined. |

Note: This register cannot be written while it is in the Reset state.
The SMC Direct Command Register transfers commands to external memory, and controls updating of the chip configuration register values held in the set_opmode and set_cycles registers.

## [Description]

a. <chip_select>

CS selection
$0 y 000=\mathrm{CS} 0$
$0 y 001=\mathrm{CS} 1$
0y010 = Reserved
0y011 = Reserved
$0 y 100$ to $0 y 111=$ Reserved
b. <cmd_type>

Current command:
$0 y 00=$ UpdateRegs and AHB command
0y01 = ModeReg access
0y10 $=$ UpdateRegs
0y11 $=$ ModeReg and UpdateRegs
c. <addr>

When cmd_type accesses ModeReg:
Addr set value: specify the external memory address [19:0].
When cmd_type accesses UpdateRegs and the AHB command:
$\operatorname{Addr}[15: 0]$ is set to the set value of hwdata[15:0], and the set value of $\operatorname{Addr}[19: 16]$ will be undefined.
3. smc_set_cycles_3 (SMC Set Cycles Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:23] | - | - | Undefined | Read as undefined. Write as zero. |
| [22:20] | Reserved | - | Undefined | Read as undefined. Write as zero. |
| [19:17] | Set_t5 | wo | - | Set value of $\mathrm{t}_{\mathrm{TR}}$ (holding register) Oy000 to 0y111 |
| [16:14] | Set_t4 | wo | - | Set value of $\mathrm{t}_{\mathrm{Pc}}$ (holding register) Oy000 to 0y111 |
| [13:11] | Set_t3 | wo | - | Set value of $\mathrm{t}_{\mathrm{wp}}$ (holding register) 0y000 to 0y111 |
| [10:8] | Set_t2 | wo | - | Set value of $\mathrm{t}_{\text {CEOE }}$ (holding register) 0y000 to 0y111 |
| [7:4] | Set_t1 | wo | - | Set value of $\mathrm{t}_{\mathrm{wc}}$ (holding register) Oy0000 to 0y1111 |
| [3:0] | Set_t0 | wo | - | Set value of $t_{\mathrm{Rc}}$ (holding register) Oy0000 to 0y1111 |

Note: This register cannot be written while it is in the Reset state.

This register is provided to adjust the access cycle of static memory and should be set to satisfy the A.C. specifications of the memory to be used.

This is a holding register for enabling setting values. By executing one of the following operations, the settings values of this register will be updated to the configuration register of the memory manager and enabled.
(1) The smc_direct_cmd Register indicates only a register update is taking place.
(2) The smc_direct_cmd Register indicates either a modereg operation or a memory access has taken place, and is complete.
[Description]
a. <Set_t5>

Set value of $\mathrm{t}_{\mathrm{T}}$ (holding register).
0y000 to 0y111
b. <Set_t4>

Set value of $t_{P C}$ (holding register).
0y000 to 0y111
c. <Set_t3>

Set value of twe (holding register).
0y000 to 0y111
d. <Set_t2>

Set value of $\mathrm{t}_{\text {CEOE }}$ (holding register).
0y000 to 0y111
e. <Set_t1>

Set value of twc (holding register).
$0 y 0000$ to $0 y 1111$
f. <Set_t0>

Set value of $t_{\text {trC }}$ (holding register).
$0 y 0000$ to $0 y 1111$

Setting Example: SMC Set Cycles Register $=0 \times 0002 \mathrm{~B} 1 \mathrm{C} 3$


Figure 3.10.18 Asynchronous Read

Setting Example: SMC Set Cycles Register $=0 \times 0002934 \mathrm{C}$


Figure 3.10.19 Asynchronous Write

Setting Example: SMC Set Cycles Register = 0x000272C3


Figure 3.10.20 Asynchronous Page Read

Setting Example: SMC Set Cycles Register $=0 \times 00029143$


Figure 3.10.21 Asynchronous Write after Asynchronous Read
4. smc_set_opmode_3 (SMC Set Opmode Register)

Address $=\left(0 x F 430 \_1000\right)+(0 x 0018)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read undefined. Write as zero. |
| [15:13] | set_burst_align | wo | - | Memory burst boundary split setting: <br> (holding register) <br> $0 y 000=$ bursts can cross any address boundary <br> 0y001 = split at the 32-beat burst boundary <br> $0 y 010=$ split at the 64-beat burst boundary <br> $0 y 011=$ split at the 128 -beat burst boundary <br> $0 y 100=$ split at the 256-beat burst boundary <br> other = Reserved |
| [12] | set_bls | wo | - | Byte Enable (SMCBEO-3)bls timing setting: <br> OyO = SMCCSn timing <br> Oy1 = SMCWEn timing |
| [11] | Reserved | wo | - | Write as zero. |
| [10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9:7] | set_wr_bl | wo | - | Write burst length <br> $0 y 000=1$ beat <br> $0 y 001=4$ beats <br> other = Reserved |
| [6] | set_wr_sync | wo | - | Write synchronization mode setting Oy0 $=$ asynchronous write mode $0 \mathrm{y} 1=$ Reserved |
| [5:3] | set_rd_bl | wo | - | Read burst length <br> 0y000 = 1 beat <br> $0 y 001=4$ beats <br> other = Reserved |
| [2] | set_rd_sync | wo | - | Read synchronization mode setting: <br> $0 y 0=$ asynchronous read mode <br> 0y1 = Reserved |
| [1:0] | set_mw | wo | - | Holding register of the memory data bus width set value: $\begin{aligned} & 0 y 00=\text { reserved } \\ & 0 y 01=16 \text { bits } \\ & 0 y 10=32 \text { bits } \\ & 0 y 11=\text { Reserved } \end{aligned}$ |

Note: This register cannot be written while it is in the Reset state.

The APB registers smc_set_opmode act as holding registers. Executing either of the following two makes the setting values to be effective:
(1) The smc_direct_cmd Register indicates only a register update is taking place.
(2) The smc_direct_cmd Register indicates either a modereg operation or a memory access has taken place, and is complete.
[Description]
a. <set_burst_align>

For asynchronous transfers:
When set_rd_sync $=0$, MPMC0 always aligns read bursts to the memory burst boundary. When set_wr_sync $=0$, MPMC0 always aligns write bursts to the memory burst boundary.
5. smc_sram_cycles0_0_3 (SMC SRAM Cycles Registers $0<0>$ )

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:20] | - | - | Undefined | Read as undefined. |
| [19:17] | t_tr | RO | Oy001 | Turnaround time for SRAM chip configuration $0 y 000$ to $0 y 111$ |
| [16:14] | t_pc | Ro | 0y010 | page cycle time: Oy000 to 0y111 |
| [13:11] | t_wp | RO | 0y110 | delay time for smc_we_n_o: <br> $0 y 000$ to 0y111 |
| [10:8] | t_ceoe | Ro | $0 y 011$ | delay time for smc_oe_n_0: Oy000 to Oy111 |
| [7:4] | t_wc | RO | Oy1100 | write cycle time: $0 y 0000$ to $0 y 1111$ |
| [3:0] | t_rc | Ro | 0y1100 | read cycle time: $0 y 0000$ to $0 y 1111$ |

Note: This register cannot be read while it is in the Reset state.
[Description]
a. <t_tr>

Turnaround time for SRAM chip configuration:
$0 y 000$ to $0 y 111$
b. <t_ pc>

Page cycle time:
$0 y 000$ to $0 y 111$
c. <t_wp>

Delay time for s smc_we_n_0:
$0 y 000$ to $0 y 111$
d. <t_ceoe>

Delay time for smc_oe_n_0:
$0 y 000$ to $0 y 111$
e. <t_wc>

Write cycle time:
$0 y 0000$ to $0 y 1111$
f. <t_rc>

Read cycle time:
0y0000 to 0y1111

- smc_sram_cycles0_x_3 (SMC SRAM Cycles Registers $0<x>$ ) ( $\mathrm{x}=0$ to 3)

The structure and description of these registers are same as smc_sram_cycles0_0_3. Please refer to the description of smc_sram_cycles0_0_3.
The name and address of these registers, please refer to Table 3.10.7 MPMC0 SMC SFR list.
6. smc_opmode0_0_3 (SMC Opmode Registers 0<0>)

Address $=\left(0 x F 430 \_1000\right)+(0 x 0104)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:24] | Reserved | RO | 0x20 | Read as 0x20. |
| [23:16] | Reserved | RO | 0xE0 | Read as 0xE0. Specify whether or not the address [31:24] can be compared |
| [15:13] | burst_align | RO | 0y000 | Memory burst boundary split set value: <br> $0 y 000=$ bursts can cross any address boundary <br> $0 y 001$ = split at the 32-beat burst boundary <br> $0 y 010=$ split at the 64-beat burst boundary <br> $0 y 011=$ split at the 128-beat burst boundary <br> $0 y 100=$ split at the 256-beat burst boundary <br> other $=$ Reserved |
| [12] | bls | RO | Oy0 | bls timing : <br> Oy0 = chip select <br> 0y1 = Reserved |
| [11] | Reserved | RO | Oy1 | - |
| [10] | - | - | Undefined | Read as undefined. |
| [9:7] | wr_bl | RO | 0y000 | Write memory burst length: $\begin{aligned} & 0 y 000=1 \text {-beat } \\ & 0 y 001=4 \text {-beats } \\ & \text { other }=\text { Reserved } \end{aligned}$ |
| [6] | wr_sync | RO | Oy0 | Memory operation mode: <br> $0 \mathrm{y} 0=$ asynchronous write operation <br> Oy1 = Reserved. |
| [5:3] | rd_bl | RO | 0y000 | Read memory burst length: $\begin{aligned} & 0 y 000=1 \text { beat } \\ & \text { Oy001 }=4 \text { beats } \\ & \text { other }=\text { Reserved } \end{aligned}$ |
| [2] | rd_sync | RO | OyO | Memory operation mode: <br> 0y0 = asynchronous read operation <br> 0y1 = Reserved. |
| [1:0] | mw | RO | 0y10 | Memory data bus width : $\begin{aligned} & 0 y 00=\text { Reserved } \\ & 0 y 01=16 \text {-bits } \\ & 0 y 10=32 \text {-bits } \\ & 0 y 11=\text { Reserved } \end{aligned}$ |

Note: These registers cannot be read while they are in the Reset state.
7. smc_opmode0_1_3 (SMC Opmode Registers 0<1>)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:24] | Reserved | RO | 0x60 | Read as $0 \times 60$. |
| [23:16] | Reserved | RO | 0xE0 | Read as 0xEO. Specify whether or not the address [31:24] can be compared |
| [15:13] | burst_align | Ro | 0y000 | Memory burst boundary split set value: <br> $0 y 000=$ bursts can cross any address boundary <br> $0 y 001=$ split at the 32-beat burst boundary <br> $0 y 010=$ split at the 64-beat burst boundary <br> $0 y 011$ = split at the 128-beat burst boundary <br> $0 y 100=$ split at the 256-beat burst boundary <br> other = Reserved |
| [12] | bls | RO | Oyo | bls timing : $0 y 0=\text { chip select }$ 0y1 = Reserved |
| [11] | Reserved | RO | Oy1 | - |
| [10] | - | - | Undefined | Read as undefined. |
| [9:7] | wr_bl | RO | 0y000 | Write memory burst length: $\begin{aligned} & \text { Oy000 }=1 \text {-beat } \\ & \text { 0y001 }=4 \text {-beats } \\ & \text { other }=\text { Reserved } \end{aligned}$ |
| [6] | wr_sync | RO | Oyo | Memory operation mode: <br> Oy0 = asynchronous write operation <br> $0 \mathrm{y} 1=$ Reserved. |
| [5:3] | rd_bl | RO | 0y000 | Read memory burst length: <br> $0 y 000=1$ beat <br> $0 y 001=4$ beats <br> other = Reserved |
| [2] | rd_sync | RO | Oyo | Memory operation mode: <br> 0y0 = asynchronous read operation <br> 0y1 = Reserved. |
| [1:0] | mw | RO | 0y10 | Memory data bus width : $\begin{aligned} & \text { 0y00 }=\text { Reserved } \\ & \text { 0y01 }=16 \text {-bits } \\ & \text { 0y10 }=32 \text {-bits } \\ & \text { 0y11 }=\text { Reserved } \end{aligned}$ |

Note: These registers cannot be read while they are in the Reset state.

## [Description]

a. <burst_align>

Memory burst boundary split set value:
$0 y 000=$ bursts can cross any address boundary
$0 y 001=$ split at the 32 -beat burst boundary
$0 y 010=$ split at the 64-beat burst boundary
$0 y 011=$ split at the 128-beat burst boundary
$0 y 100=$ split at the 256 -beat burst boundary
Other $=$ Reserved
b. <bls>

It shows the timing of bls (byte-lane strobe) output.
$0 \mathrm{y} 0=$ chip select
$0 y 1=$ Reserved
c. <wr_bl>

Write memory burst length:
$0 y 000=1$-beat
$0 y 001=4$-beats
Other $=$ Reserved
d. <wr_sync>

Memory operation mode:
$0 \mathrm{y} 0=$ asynchronous write operation $0 \mathrm{y} 1=$ Reserved.
e. <rd_bl>

Read memory burst length:
$0 y 000=1$-beat
$0 y 001=4$-beats
Other $=$ Reserve
f. <rd_sync>

Memory operation mode:
$0 \mathrm{y} 0=$ asynchronous read operation $0 \mathrm{y} 1=$ Reserved.
g. <mw>

Memory data bus width:
$0 y 00=$ Reserved
$0 y 01=16$-bits
$0 \mathrm{y} 10=32$-bits
$0 y 11=$ Reserved

### 3.10.4 Overview of MPMC1

MPMC1 contains both a DMC (Dynamic Memory Controller) that controls SDRAM and SMC (Static Memory Controller) that controls NOR Flash and SRAM.

Features of a DMC (Dynamic Memroy Controller):
a. Supports 16 -bit DDR SDRAM(only supports LVCMOS type memory I/O power)
b. Supports 1 channel Chip Select signal
c. Supports adjusting function in each clock for SDRAM each timing.

Features of an SMC (Static Memory Controller):
a. Supports asynchronous, 32 -bit/16-bit SRAM and NOR Flash (only separate buses are supported, and multiplex buses are not supported)
b. Supports 2 channels Chip Select signals
c. Cycle timings and memory data bus widths can be programmed for each Chip Select signal

### 3.10.5 Function of MPMC 1

Figure 3.10.22 is a simplified block diagram of MPMC1 circuits.


Figure 3.10.22 MPMC1block diagram
(a) Bus matrix

1. Bus matrix of AHB0, AHB1, AHB2, AHB3, AHB4 and AHB5 supports Round-Robin arbitration scheme.

The following diagram shows the priority of bus requests.


Priority of handling : 1 ( $\rightarrow$ (2) $\rightarrow$ (3) $\rightarrow$ (4) $\rightarrow$ (5) $\rightarrow$ (6) $\rightarrow$ (7)
2. Bus matrix 2 of LCDDA and USB handles the earliest bus request first. If multiple bus requests are accepted simultaneously, they are handled according to hardware priority.

Hardware priority is shown following

Hardware priority is shown following
LCDDA (high) C1 $\rightarrow$ USB (low)


A dotted line is the point of handling end, where bus is released.
Handling priority : (1) $\rightarrow$ (2) $\rightarrow$ (3) $\rightarrow$ (4)
(b) Clock Variety

Control clock is controlled in PLLCG circuit:

1. Dynamic memory clock: Use HCLK clock
2. Static memory clock: Use HCLK or $1 / 2$ HCLK

### 3.10.5.1 DMC (Dynamic Memeory Controller)

(1) DMC block diagram


Figure 3.10.23 DMC block diagram
(a) Arbiter

The arbiter receives access commands from the DMC I/F and the memory manager, and after access arbitration, it passes the highest priority command to the memory I/F.

Data is read from the memory I/F to the DMC I/F.
(b) Memory manager

The memory manager monitors and controls the DMC current.
(2) DMC Function operation
(a) Arbiter operation

1. read/write access arbitration
2. For read accesses, QoS (Quality of Service) is provided.
3. Hazard detection (Read after Read (RAR) and Write after Write (WAW)).

Note: For DMC , Read after Write and Write after Read are not provided.
4. The arbiter keeps track of the activity of the bank of FSMs in the memory interface. This enables the arbiter to select an entry from the queue that does not stall the memory pipeline.
(b) Memory manager operation

1. Monitor and control DMC circuit
2. Issuing direct comand

- NOP
- PRECHARGEALL
- AUTOREFRESH
- MODEREG
- EXTENDED MODEREG

3. Auto Refresh function is provided

Set Auto Refresh timing by 15 bit counter.
(c) Memory interface operation

According to use, there are three kinds of built-in FIFOs.

1. command FIFO: 2 words
2. read data FIFO:10 words
3. write data FIFO:10 words

- As the FIFO sizes of either read or write FIFO is 10 words.

For one transfer, the max size is 8 words.
(d) Low Power function

DMC provide 2 kinds of Low Power modes.

1. Set dmc_memc_cmd_3 register to realize Low_power (Self Refresh Mode).
2. Set dmc_memory_cfg_3 register, stop memory clock (DMCCLK) or as no memory access, CKE is set to invalid $(\mathrm{CKE}=\mathrm{low})$.

Note: Clock Suspend Mode function and Power Down mode cannot be used concurrently.

## (e) QoS Function

The QoS function is available in read-accessing only.
The QoS function is the service function for exception handling at Round-Robin which is controlled by Bus matrix for MPMC. dmc_id_x_cfg_ $5<q$ qs_max> is set by a register within the DMC on a port by port basis. dmc_id_x_cfg_5<qos_max> indicates a required read maximum latency. A QoS_max timeout causes the transaction to be raised to a higher priority.

You can also set dmc_id_x_cfg_5<qos_min> to enable for a specific port so that its transfers are serviced with a higher priority. This impacts the overall memory band width because it limits the options of the scheduling algorithm.

Table 3.10.8 Example DDR memory setup

(3) MPMC1 DMC register

Table 3.10.9 SFR list
Base address $=0 \times F 431 \_0000$

| Register <br> Name | Address <br> (base+) | Type | Reset value | Description |
| :---: | :---: | :---: | :---: | :---: |
| dmc_memc_status_5 | 0x0000 | RO | 0x00000390 | DMC Memory Controller Status Register |
| dmc_memc_cmd_5 | 0x0004 | WO | - | DMC Memory Controller Command Register |
| dmc_direct_cmd_5 | 0x0008 | WO | - | DMC Direct Command Register |
| dmc_memory_cfg_5 | 0x000C | R/W | 0x00010020 | DMC Memory Configuration Register |
| dmc_refresh_prd_5 | $0 \times 0010$ | R/W | 0x00000A60 | DMC Refresh Period Register |
| dmc_cas_latency_5 | 0x0014 | R/W | 0x00000006 | DMC CAS Latency Register |
| dmc_t_dqss_5 | $0 \times 0018$ | R/W | 0x00000001 | DMC t_dqss Register |
| dmc_t_mrd_5 | 0x001C | R/W | 0x00000002 | DMC t_mrd Register |
| dmc_t_ras_5 | 0x0020 | R/W | 0x00000007 | DMC t_ras Register |
| dmc_t_rc_5 | 0x0024 | R/W | 0x0000000B | DMC t_rc Register |
| dmc_t_rcd_5 | 0x0028 | R/W | 0x0000001D | DMC t_rcd Register |
| dmc_t_rf_ 5 | 0x002C | R/W | 0x00000212 | DMC t_rfc Register |
| dmc_t_rp_5 | 0x0030 | R/W | 0x0000001D | DMC t_rp Register |
| dmc_t_rrd_5 | 0x0034 | R/W | 0x00000002 | DMC t_rrd Register |
| dmc_t_wr_5 | 0x0038 | R/W | 0x00000003 | DMC t_wr Register |
| dmc_t_wtr_5 | 0x003C | R/W | 0x00000002 | DMC t_wtr Register |
| dmc_t_xp_5 | 0x0040 | R/W | $0 \times 00000001$ | DMC t_xp Register |
| dmc_t_xsr_5 | 0x0044 | R/W | 0x0000000A | DMC t_xsr Register |
| dmc_t_esr_5 | 0x0048 | R/W | 0x00000014 | DMC t_esr Register |
| dmc_id_0_cfg_5 dmc_id_1_cfg_5 dmc_id_2_cfg_5 dmc_id_3_cfg_5 dmc_id_4_cfg_5 dmc_id_5_cfg_5 | $\begin{aligned} & 0 \times 0100 \\ & 0 \times 0104 \\ & 0 \times 0108 \\ & 0 \times 010 \mathrm{C} \\ & 0 \times 0110 \\ & 0 \times 0114 \\ & \hline \end{aligned}$ | R/W | 0x00000000 | DMC id_<0-5>_cfg Registers |
| dmc_chip_0_cfg_5 | 0x0200 | R/W | 0x0000FF00 | DMC chip_0_cfg Registers |
| Reserved | 0x0204 | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x0208 | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x020C | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x0300 | - | Undefined | Read undefined. Write as zero. |
| dmc_user_config_5 | 0x0304 | WO | Undefined | DMC user_config Register |
| Reserved | 0x0E00 | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x0E04 | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x0E08 | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x0FE0-0x0FEC | - | Undefined | Read undefined. Write as zero. |
| Reserved | 0x0FF0-0x0FFC | - | Undefined | Read undefined. Write as zero. |

Note: The APB supports only single-word 32-bit accesses. Read from or write to registers at single-word 32-bit mode.

## MPMC1

The permission status of Register Read/Write access (dmc_memc_status_5 status) $\circ$ : permitted $\times$ : prohibited

| Register <br> Name | Type | Read |  |  |  | Write |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | dmc_memc_status_5 |  |  |  | dmc_memc_status_5 |  |  |  |
|  |  | Config | Ready | Paused | Low_power | Config | Ready | Paused | Low_power |
| dmc_memc_status_5 | RO | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - | - |
| dmc_memc_cmd_5 | wo | - | - | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| dmc_direct_cmd_5 | WO | - | - | - | - | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_memory_cfg_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_refresh_prd_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_cas_latency_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_dqss_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_mrd_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_ras_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rc_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rcd_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rfc_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rp_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_rrd_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_wr_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_wtr_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_xp_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_xsr_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_t_esr_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\times$ |
| dmc_id_0_cfg_5 dmc_id_1_cfg_5 dmc_id_2_cfg_5 dmc_id_3_cfg_5 dmc_id_4_cfg_5 dmc_id_5_cfg_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\bigcirc$ |
| dmc_chip_0_cfg_5 | R/W | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\bigcirc$ |
| dmc_user_config_5 | WO | - | - | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

MPMC1 registers can't be read/write in reset status.

1. dmc_memc_status_5 (DMC Memory Controller Status Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9] | memory_banks | RO | 0y1 | Setting value of the maximum number of banks that the DMC supports: <br> Fixed to 4 banks |
| [8:7] | - | - | Undefined | Read as undefined. |
| [6:4] | memory_ddr | RO | Oy001 | Types of SDRAM that the DMC supports: <br> 0y000 = Reserved <br> $0 y 001=$ DDR SDRAM <br> $0 y 011$ = Reserved <br> 0y010 = Reserved <br> 0y1xx = Reserved |
| [3:2] | memory_width | Ro | 0y00 | External memory bus width: $\begin{aligned} & 0 y 00=16 \text {-bit } \\ & \text { Oy01 }=\text { Reserved } \\ & \text { Oy10 }=\text { Reserved } \\ & \text { Oy11 }=\text { Reserved } \end{aligned}$ |
| [1:0] | memc_status | RO | 0y00 | Memory controller status: <br> 0y00 = Config <br> 0y01 = Ready <br> 0y10 = Paused <br> 0y11 = Low-power |

## [Description]

a. <memory_banks>

Setting value of the maximum number of banks that the DMC supports:
Fixed to 4 banks
b. <memory_ddr>

Types of SDRAM that the DMC supports. Fixed to $0 y 001$.
c. <memory_width>

External memory bus width:
$0 \mathrm{y} 00=16$-bit
$0 y 01=$ Reserved
0y10 = Reserved
0y11 $=$ Reserved
d. <memc_status>

Memory controller status:
0y00 = Config
0y01 = Ready
0y10 = Paused
0y11 $=$ Low-power
2. dmc_memc_cmd_5 (DMC Memory Controller Command Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0004)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[2: 0]$ | memc_cmd | wo | - | Change the memory controller status: <br> oy000 $=$ Go <br> 0y001 = Sleep <br> 0y010 = Wakeup <br> 0y011 = Pause <br> Oy100 = Configure |
|  |  |  |  |  |
|  |  |  |  |  |

[Description]
a. <memc_cmd>

Settings of this register can change the DMC state machine. If a previously issued command for changing the states is being executed, a new command is issued after the previous command is completed.

The following diagram shows DMC state transitions.


External memory state transitions

When the DMC exits the Reset state, it automatically enters the Config state. The state transition from Pause to Config is effected by a Config command. Register settings must be made during the Config state.

When the DMC state is shifted to Ready, reads from and writes to the SDRAM are allowed. When a read or write is executed, the SDRAM will change from IDLE to ACTIVE.
When the DMC state is Ready, a Pause command shifts the DMC to Pause. The SDRAM state at this time varies depending on the immediately preceding command executed on the SDRAM. If a Read or Write has been executed, the SDRAM will be shifted to ACTIVE. If a AutoRefresh has been executed, the SDRAM will be shifted to IDLE ${ }^{\text {(Note). }}$

When the DMC state is shifted from Pause to Low power by a Sleep command, after All Bank Precharge is executed, CKE will be driven "L" and the SDRAM will automatically enter the Self-refresh state.

When the DMC state is shifted from Low power to Pause by a Wakeup command, a Self-refresh Exit command will be issued. The SDRAM then automatically exists the Self-refresh state and enters the IDLE state.

Note: The SDRAM can be shifted from ACTIVE to IDLE by either of the following two settings: dmc_direct_cmd_5< memory_cmd>0y00 $=$ Prechargeall or 0y01 = Autorefresh
3. dmc_direct_cmd_5 (DMC Direct Command Register)

This register sets each command for external memory and external memory mode register. This register sets the initial setting of external memory.

Address $=\left(0 x F 431 \_0000\right)+(0 x 0008)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 22]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[21: 20]$ | chip_nmbr | WO | - | Always write Oy00 |
| $[19: 18]$ | memory_cmd | wo | - | Determines the command required: <br> 0y00 = Prechargeall <br> 0y01 = Autorefresh <br> 0y10 = Modereg or Extended modereg <br> 0y11 = NOP |
| $[17: 16]$ | bank_addr | WO | - | Bits mapped to external memory bank address bits when <br> command is Modereg access. <br> 0y00 = bank0 <br> Oy01 = bank1 <br> 0y10 = bank2 <br> Oy11 = bank3 |
| $[15: 14]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[13: 0]$ | addr_13_to_0 | WO | - | Bits mapped to external memory address bits [13:0] when <br> command is Modereg access. |

Note: Use dmc_direct_cmd_5 to configure cas latency of DDR_SDRAM memory,
The setting of cas latency $(C L)$ is different from SDR_SDRAM.
The CL setting value of memory controler must be 1 smaller than the CL setting value of DDR_SDRAM memory.

Examples:
dmc_cas_latency_ $5 \leftarrow 0 \times 00000004$ (set memory controller CL = 2)
dmc_direct_cmd_5 $\leftarrow 0 \times 00080033$ (set DDR SDRAM memory CL = 3)
[Description]
a. <memory_cmd>

Determines the command required:
0y00 = Prechargeall
$0 y 01=$ Autorefresh
0y10 $=$ Modereg or Extended modereg
$0 y 11=$ NOP
b. <bank_addr>

Bits mapped to external memory bank address bits when command is Modereg access.
0y00 = bank0
$0 y 01=$ bank 1
$0 \mathrm{y} 10=$ bank 2
$0 y 11=$ bank 3
c. <addr_13_to_0>

Bits mapped to external memory address bits [13:0] when command is Modereg access.
4. dmc_memory_cfg_5 (DMC Memory Configuration Register)

Address $=\left(0 \times F 431 \_0000\right)+(0 \times 000 C)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:23] | - | - | Undefined | Read undefined. Write as zero. |
| [22:21] | active_chips | R/W | Oy00 | Always write 0y00 |
| [20:18] | - | - | Undefined | Read undefined. Write as zero. |
| [17:15] | memory_burst | R/W | Oy010 | Set the read and write burst length for the SDRAM <br> 0y000 = Reserved <br> 0y001 $=$ Burst 2 <br> $0 y 010=$ Burst 4 <br> $0 y 011=$ Burst 8 <br> $0 y 100=$ Burst 16 <br> other $=$ Reserved |
| [14] | stop_mem_clock | R/W | Oy0 | memory clock stop: <br> $0 y 1=$ Enable <br> Oy0 $=$ Disable |
| [13] | auto_power_down | R/W | OyO | SDRAM auto Powerdown Enable: $\begin{aligned} & 0 y 1=\text { Enable } \\ & 0 y 0=\text { Disable } \end{aligned}$ |
| [12:7] | power_down_prd | R/W | 0y000000 | Number of SDRAM automatic Powerdown memory clocks: <br> (Min. value =1) <br> 0y000001~0y111111 |
| [6] | ap_bit | R/W | OyO | The position of the auto-precharge bit in the memory address: $\begin{aligned} & 0 y 0=\text { address bit } 10 \\ & 0 y 1=\text { address bit } 8 \end{aligned}$ |
| [5:3] | row_bits | R/W | 0y100 | The number of row address bits: $0 y 000=11$ bits $0 y 001=12$ bits $0 y 010=13$ bits $0 y 011=14$ bits $0 y 100=15$ bits $0 y 101=16$ bits other = Reserved |
| [2:0] | column_bits | R/W | Oy000 | The number of column address bits: $0 y 000=8$ bits <br> $0 y 001=9$ bits <br> $0 y 010=10$ bits <br> $0 y 011=11$ bits <br> $0 y 100=12$ bits <br> other $=$ Reserved |

[Description]
a. <memory_burst>

Set the burst length of the memory access controller.
This needs to correspond with the burst length of the memory configured in the dmc_direct_cmd_5 register.
b. <stop_mem_clock>

The clock supply to the SDRAM can be stopped while it is not being accessed. When an SDRAM access request occurs again, the clock is automatically restarted.

Note1:Depending on the SDRAM type, it may not be possible to stop the clock supply to the SDRAM while it is not being accessed. When using this function, be sure to carefully check the specifications of the SDRAM to be used.

Note2:The memory clock stop function and the SDRAM auto Powerdown function cannot be used concurrently. Use only either of the two.
c. <auto_power_down>

When no SDRAM access request is present and the command FIFO of the memory controller becomes empty, the SDRAM can be placed into Powerdown mode by automatically disabling CKE after the number of clock cycles specified in the power_down_prd field. When an SDRAM access request occurs again, CKE is automatically enabled to exit the Powerdown mode.

Note: The memory clock stop function and the SDRAM auto Powerdown function cannot be used concurrently. Use only either of the two.
d. <row_bits><column_bits>

As for the combination of row size, column size, Bank $\cdot$ Row $\cdot$ Column / Row $\cdot$ Bank $\cdot$ Column, and memory width, the MSB of the row address and the MSB of the bank address must be assigned within the address range [27:0].
5. dmc_refresh_prd_5 (DMC Refresh Period Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[14: 0]$ | refresh_prd | R/W | 0x0A60 | Auto-refresh cycle (number of memory clocks): <br> 0x0000 to 0x7FFF |

[Description]
a. <refresh_prd>

The value of the refresh counter decrements from the value set in the dmc_refresh_prd_5 (the number of memory clocks), and when the counter reaches zero, the Autorefresh command is issued to external memory.

6. dmc_cas_latency_5 (DMC CAS Latency Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0014)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[3: 1]$ | cas_latency | R/W | 0y11 | CAS latency setting (number of memory clocks) <br> Oy000 to 0y1111 |
| $[0]$ | cas_half_cycle | R/W | $0 y 0$ | set CAS latency offset <br> Oy0 $=0$ offset <br> Oy1 $=$ Half cycle offset |

Note: Use dmc_cas_latency_5 to configure cas latency of memory controler,
The setting of cas latency $(C L)$ is different from SDR_SDRAM.
The CL setting value of memory controler is 1 smaller than the CL setting value of DDR_SDRAM memory.

Example:
dmc_cas_latency_ $5 \leftarrow 0 \times 00000004$ (set memory controller CL $=2$ )
dmc_direct_cmd_5 $\leftarrow 0 \times 00080033$ (set DDR SDRAM memory CL = 3)
[Description]
a. <cas_latency>

CAS latency setting (number of memory clocks): $0 y 000$ to $0 y 111$
b. <cas_half_cycle>

CAS latency offset setting:
$0 \mathrm{y} 0=0$ offset
$0 y 1=$ Half-cycle offset


Figure 3.10.24 CAS latency example (CL=2)
7. dmc_t_dqss_5 (DMC t_dqss Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[1: 0]$ | t_dqss | R/W | 0y01 | DQS setting (number of memory clocks): <br> Oy00 to Oy11 |

[Description]
a. <t_dqss>

Set DQS (memory clocks):
$0 y 00$ to $0 y 11$

8. dmc_t_mrd_5 (DMC t_mrd Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 431 \_0000\right)+(0 x 001 \mathrm{C})$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 7]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[6: 0]$ | t_mrd | R/W | 0y0000010 | Mode register command time <br> (Number of memory clocks) <br> 0x00 to 0x7F |

[Description]
a. <t_mrd>

Set time from mode register command time set by the direct command register (dmc_direct_cmd_5<addr_13_to_0>) to all other commands (memory clocks): 0x00 to 0x7F
※ Depending on other AC settings and operations, the actual delay time may be longer than the specified time. Set the minimum number of clocks in this register.


Figure 3.10.25 <t_mrd> set the time from mode register write to command
9. dmc_t_ras_5 (DMC t_ras Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[3: 0]$ | t_ras | R/W | $0 \times 7$ | Time between RAS and Precharge <br> (number of memory clocks) <br> $0 \times 0$ to 0xF |

[Description]
a. <t_ras>

Time between RAS and Precharge (number of memory clocks) 0x0 to 0xF
※ Depending on other AC settings and operations, the actual delay time may be longer than the specified time. Set the minimum number of clocks in this register.


Figure 3.10.26 Time from Active to Precharge
10. dmc_t_rc_5 (DMC t_rc Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0024)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[3: 0]$ | t_rc | R/W | 0y1011 | Delay between Active bank A and Active bank A <br> (Number of memory clocks) <br> 0x0 to 0xF |

[Description]
a. <t_rc>

Set delay time from Active bank command to Active command time in the same bank (memory clocks):

$$
0 \mathrm{x} 0 \sim 0 \mathrm{xF}
$$

※ Depending on other AC settings and operations, the actual delay time may be longer than the specified time. Set the minimum number of clocks in this register.


Figure 3.10.27 from Active bank $A$ to Active bank $A$
11. dmc_t_rcd_5 (DMC t_rcd Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0028)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 6]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[5: 3]$ | schedule_rcd | R/W | Oy011 | Set min delay from RAS to CAS: <br> Set to (t_rcd setting value -3) |
| $[2: 0]$ | t_rcd | R/W | Oy101 | Set min delay from RAS to CAS <br> (number of memory clocks): <br> Oy000 to 0y111 |

[Description]
a. <schedule_rcd>

Set min delay from RAS to CAS (number of memory clocks):
Set to (t_rcd setting value -3)
b. <t_rcd>

Set min delay from RAS to CAS (number of memory clocks):
0y000 to 0y111


Figure 3.10.28 Time from Active to Read/ Write Command
12. dmc_t_rfc_5 (DMC t_rfc Register)

Address $=\left(0 x F 431 \_0000\right)+(0 x 002 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 10]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[9: 5]$ | schedule_rfc | R/W | Oy10000 | Autorefresh command time setting <br> Set to (t_rfc setting value -3) |
| $[4: 0]$ | t_rfc | R/W | Oy10010 | Autorefresh command time setting <br> (Number of memory clocks): <br> Oy00000 to Oy11111 |

[Description]
a. <schedule_rfc>

Autorefresh command time setting
Set to (t_rfc setting value -3)
b. <t_rfc>

Autorefresh command time setting (number of memory clocks):
0y00000 to 0y11111


Figure 3.10.29 Time from Autorefresh command to other command
13. dmc _t_rp_5 (DMC t_rp Register)

Address $=\left(0 \times F 431 \_0000\right)+(0 \times 0030)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 6]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[5: 3]$ | schedule_rp | R/W | 0y011 | Precharge delay setting to RAS <br> Set to (t_rp setting value -3) |
| $[2: 0]$ | t_rp | R/W | $0 y 101$ | Set the time from Precharge to RAS (number of memory <br> clocks): <br> Oy000 to 0y111 |

[Description]
a. <schedule_rp>

Set the time from Precharge to RAS
Set to (t_rp setting value -3)
b. <t_rp>

Set the time from Precharge to RAS (number of memory clocks)
0y000 to 0y111


Figure 3.10.30 Precharge to command, Autorefresh time
14. dmc_t_rrd_5 (DMC t_rrd Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0034)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[3: 0]$ | t_rrd | R/W | Oy0010 | Delay time from Active bank A to Active bank B (Number of <br> memory clocks): <br> 0x0 to 0xF |

[Description]
a. <t_rrd>

Delay time from Active bank A to Active bank B (number of memory clocks):
0x0 to 0xF


Figure 3.10.31 Time between Active bank $A$ and other Active bank $B$
15. dmc_t_wr_5 (DMC t_wr Register)

Address $=\left(0 x F 431 \_0000\right)+(0 x 0038)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[2: 0]$ | t_wr | R/W | Oy011 | Delay from write last data to Precharge <br> (Number of memory clocks): <br> Oy000 to Oy111 |

[Description]
a. <t_wr>

Delay from write last data to Precharge (Number of memory clocks).
Actual time (memory clocks): <t_wr>+1.
But when $<$ t_wr $>=0 y 000$, actual time (memory clocks) $=9$ memory clocks.

16. dmc_t_wtr_5 (DMC t_wtr Register)

Address $=\left(0 \times F 431 \_0000\right)+(0 \times 003 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[2: 0]$ | t_wtr | R/W | 0y010 | Setting value from the last write data to read command <br> (memory clocks): <br> Oy000 to 0y111 |

[Description]
a. <t_wtr>

Setting value from write last data to read command (memory clocks)

Note: When <t_wtr> $=0 y 000$, Actual time (memory clocks) $=8$ memory clocks.

17. dmc _t_xp_5 (DMC t_xp Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0040)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | t_xp | R/W | $0 \times 01$ | Setting velue of the exit power-down command time <br> (Number of memory clocks): <br> 0x00 to 0xFF |

[Description]
a. <t_xp>

Set time from Powerdown Exit command to other command (memory clocks):
Actual time (memory clocks): t_xp set value +1


Figure 3.10.32 Time from Powerdown entry to Exit
18. dmc_t_xsr_5 (DMC t_xsr Register)

Address $=\left(0 \times F 431 \_0000\right)+(0 \times 0044)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | t_xsr | R/W | 0x0A | Set the Self-refresh Exit command time: <br> (memory clocks): <br> $0 \times 00$ to 0xFF |

[Description]
a. <t_xsr>

Set time from Self-refresh Exit command to other command (memory clocks) 0x00 to 0xFF

19. dmc_t_esr_5 (DMC t_esr Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0048)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | t_esr | R/W | 0x14 | The minimum time from Self-refresh Entry to Exit: <br> (memory clocks) <br> $0 \times 00$ to 0xFF |

Note: Self-refersh Exit is triggered by Wakeup direct command. This register is to set the minimum time from Self-refresh Entry to Exit.
[Description]
a. <t_esr>

The minimum time from Self-refresh Entry to Exit (memory clocks) 0 x 00 to 0 xFF


Figure 3.10.33 SelfRefresh Entry and Exit
20. dmc_id_<0-5>_cfg_5 (DMC id_<0-5>_cfg Registers)

$$
\begin{aligned}
\text { Address } & =\left(0 x F 431 \_0000\right)+(0 x 0100) \\
\text { Address } & =\left(0 x F 431 \_0000\right)+(0 x 0104) \\
\text { Address } & =\left(0 x F 431 \_0000\right)+(0 \times 0108) \\
\text { Address } & =\left(0 x F 431 \_0000\right)+(0 \times 010 C) \\
\text { Address } & =\left(0 x F 431 \_0000\right)+(0 \times 0110) \\
\text { Address } & =\left(0 x F 431 \_0000\right)+(0 \times 0114)
\end{aligned}
$$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9:2] | qos_max | R/W | 0x00 | maximum QoS: $0 \times 00 \sim 0 x F F$ |
| [1] | qos_min | R/W | OyO | minimum QoS selection: <br> OyO = QoS max mode <br> Oy1 = QoS min mode |
| [0] | qos_enable | R/W | Oyo | QoS setting: <br> Oy0 = Disable <br> Oy1 = Enable |

QoS setting register list

| Register | Address | Correspond to AHB |
| :---: | :---: | :---: |
| dmc_id_0_cfg_5 | (0xF431_0000) + (0x0100) | AHB0 : CPU Data |
| dmc_id_1_cfg_5 | (0xF431_0000) + (0x0104) | AHB1: CPU Inst |
| dmc_id_2_cfg_5 | (0xF431_0000) + (0x0108) | AHB2 : LCDC |
| dmc_id_3_cfg_5 | (0xF431_0000) + (0x010C) | AHB3 : multilayer bus matrix2 <br> (LCDDA, USB) |
| dmc_id_4_cfg_5 | $\left(0 x F 431 \_0000\right)+(0 \times 0110)$ | AHB4: DMA1 |
| dmc_id_5_cfg_5 | (0xF431_0000) + (0x0114) | AHB5 : DMA2 |

[Description]
a. <qos_max>

QoS maximum value setting:
0 x 00 to 0 xFF
b. <qos_min>

Minimum QoS selction:
$0 y 0=$ QoS max mode
$0 \mathrm{y} 1=\mathrm{QoS}$ min mode,
QoS minimum have priority over QoS maximum
c. <qos_enable>

Enable QoS:
0y0 $=$ Disable
0y1 = Enable
21. dmc_chip_0_cfg_5 (DMC chip_0_cfg Registers)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0200)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 17]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[16]$ | brc_n_rbc | R/W | 0y0 | SDRAM address structure: <br> 0y0 $=$ row, bank, column <br> Oy1 = bank, row, column |
| $[15: 8]$ | address_match | R/W | 0xff | Set the start address [31:24] : <br> 0x00 to 0xFF |
| $[7: 0]$ | address_mask | R/W | 0x00 | Set the mask value of the start address $[31: 24]:$ <br> 0y0 $=$ Do not compare <br> 0y1 = Compare <br> 0x00 to 0xFF |

[Description]
a. <brc_n_rbc>

SDRAM address structure
0 y 0 = row, bank, column
$0 \mathrm{y} 1=$ bank, row, column
b. <address_match>

Set the start address [31:24].
If the size of connected memory is less than 512 bytes, do not access unused DMC area outside the specified CS area.

Note: Before setting the start address, check the valid address area by referring to Chapter 3.3 Memory Map.
c. <address_mask>

This register specifies the CS area. Set whether or not each bit in the start address [31:24] should be compared.
$0 \mathrm{y} 0=$ Do not compare
$0 y 1=$ Compare
22. dmc_user_config_5 (DMC user_config Register)

Address $=\left(0 x F 431 \_0000\right)+(0 \times 0304)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | Reserved | - | Undefined | Read as undefined. Write as zero. |
| [6:4] | dqs_in | WO | 0y000 | DDR SDRAM constant value setting: <br> Fix to 0y101 |
| [3:1] | dmc_clk_in | WO | 0y000 | DDR SDRAM constant value setting: Fix to 0y100 |
| [0] | sdr_width | WO | Oy0 | data bus width of external DDR SDRAM : <br> 0y0: 16-bit <br> 0y1: Reserved |

[Description]
a. <sdr_width>

Set the memory data bus width of corresponding external SDR memory:
$0 \mathrm{y} 0=16 \mathrm{bit}$
$0 y 1=$ Reserved

### 3.10.5.2 SMC (Static Memroy Controller)

This device contains and SMC (Static Memory Controller) that controls the external memory (NOR Flash memory, Mask ROM SRAM and etc.).
(1) SMC (Static Memroy Controller)

Table 3.10 .10 shows Feature of SMC.

Table 3.10.10 Feature of SMC

| Features | Chip select 0/1 |
| :---: | :---: |
| Support memory | External asynchronous memory (NOR Flash memory and SRAM, etc.) Support separate bus only |
| Data bus width | 16bit/32bit data bus width |
| Access areas | 4 areas support by Chip select. Max aceess area: <br> SMCCSOn: 512 MB <br> SMCCS1n: 512 MB |
| Timing adjustment | Adjustable AC timing by register |
|  | Support external wait request (only in Synchronous mode) |
| Clock | Selectable the clock for external pin ( $\mathrm{f}_{\text {HCLK }}$ or $\mathrm{f}_{\text {HCLK }} / 2$ ) by the clock controller register CLKCR5<SEL_SMC_MCLK> |
| External control pin | D31 to D0, A23 to A0, <br> SMCBE0n, SMCBE1n, SMCBE2n, SMCBE3n, SMCCS0n, SMCCS1n,SMCOEn,SMCWEn, |

(2) SMC (Static Memroy Controller)

Figure 3.10.34 is a SMC block diagram.


Figure 3.10.34 SMC Block Diagram
(a) Arbiter

The arbiter receives access commands from the SMC I/F and the memory manager, and after access arbitration, it passes the highest priority command to the memory I/F.

Data is read from the memory I/F to the SMC I/F.
(b) Memory manager

Updates timing registers and controls commands issued to memory.

## (3) SMC Function

(a) APB slave I/F

The APB slave I/F adds a wait state for all reads and writes
More than one wait stat is generated in the following cases:

- Outstanding direct commands.
- A memory command is received, but the previous memory command has not been completed.
(b) Format

1. hazard

- Read After Read (RAR)
- Write After Write (WAW)
- Read After Write (RAW)
- Write After Read (WAR)

2. Access to the SRAM memory

- Standard SRAM access
- Memory address shifting
- Memory burst alignment

The burst align settings are necessary in order to support asynchronous page mode memory. No burst align settings are necessary for Nor Flash.

Memory burst length: The supported memory burst transfer length is from 1 to 32 beats. A continuous burst is also supported. However, the length of burst transfer is limited by the size of read and write data FIFOs. The burst length of read and write data is 4 .
Booting using the SRAM: The lowest RAM CS (generally RAM CSO) can be booted.
(c) Memory manager operation

The memory manager controls the SMC state and manages update of chip configuration registers.
(d) Chip configuration registers

A function that synchronizes with switching of SMC operational modes
Direct commands
The SMC supports updating of the controller and memory configuration registers by using the following two methods:

- Control by using memory device pins
- Software mechanism: Control by sequence requests by read/write commands
(e) Memory I/F operation

The memory I/F issues commands and control their timings.
(4) SMC Registers for MPMC1

Table 3.10.11 MPMC1 SMC SFR list

| Base address $=0 \times F 431 \_1000$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Register <br> Name | Address (base+) | Type | Reset value | Description |
| Reserved | 0x0000 | RO | 0x00000000 | Read as undefined. |
| smc_memif_cfg_5 | 0x0004 | RO | 0x0000002D | SMC Memory Interface Configuration Register |
| Reserved | 0x0008 | - | - | Writing prohibited |
| Reserved | 0x000C | - | - | Writing prohibited |
| smc_direct_cmd_5 | 0x0010 | WO | - | SMC Direct Command Register |
| smc_set_cycles_5 | $0 \times 0014$ | WO | - | SMC Set Cycles Register |
| smc_set_opmode_5 | $0 \times 0018$ | WO | - | SMC Set Opmode Register |
| Reserved | 0x0020 | R/W | - | Read as undefined. Write as zero. |
| smc_sram_cycles0_0_5 <br> smc_sram_cycles0_1_5 <br> Reserved <br> Reserved | $\begin{aligned} & 0 \times 0100 \\ & 0 \times 0120 \\ & 0 \times 0140 \\ & 0 \times 0160 \\ & \hline \end{aligned}$ | RO | 0x0002B3CC | SMC SRAM Cycles Registers <0-1> |
| smc_opmode0_0_5 <br> smc_opmode0_1_5 <br> Reserved <br> Reserved | $\begin{aligned} & 0 \times 0104 \\ & 0 \times 0124 \\ & 0 \times 0144 \\ & 0 \times 0164 \end{aligned}$ | RO | 0x20E00802 <br> $0 \times 60 E 00802$ <br> $0 \times A 0 E 00802$ <br> $0 \times E 0 E 00802$ | SMC Opmode Registers <0-1> |
| Reserved | 0x0200 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0204 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E00 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E04 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0E08 | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0FE0-0x0FEC | - | Undefined | Read as undefined. Write as zero. |
| Reserved | 0x0FF0-0x0FFC | - | Undefined | Read as undefined. Write as zero. |

Note: The APB supports only single-word 32-bit accesses. Read from or write to registers at single-word 32-bit mode.

1. smc_memif_cfg_5 (SMC Memory Interface Configuration Register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Read as undefined. |
| [5:4] | memory_width0 | RO | 0y10 | Maximum external SMC memory bus width: <br> 0y00 = Reserved <br> $0 y 01=16$ bits <br> $0 y 10=32$ bits <br> $0 y 11=$ Reserved |
| [3:2] | memory_chips0 | RO | 0y11 | Number of supported memory CS: <br> $0 y 00=1$ chip <br> $0 y 01=2$ chips <br> $0 y 10=$ Reserved <br> $0 y 11=$ Reserved |
| [1:0] | memory_type0 | RO | Oy01 | Number of supported memory types: <br> Oy00 = Reserved <br> 0y01 = SRAM <br> $0 y 10=$ Reserved <br> 0y11 = Reserved |

Note: This register cannot be read while it is being reset.
[Description]
a. <memory_width0>

Maximum external SMC memory bus width:
$0 \mathrm{y} 01=16$ bits
$0 \mathrm{y} 10=32$ bits
Others $=$ Reserved
b. <memory_chips0>

The number of supported memory CS:
$0 \mathrm{y} 00=1$ chip
$0 y 01=2$ chips
$0 \mathrm{y} 10=$ Reserved
0y11 = Reserved
c. <memory_ type0>

Number of supported memory types:
$0 \mathrm{y} 01=$ SRAM
Others $=$ Reserved
2. smc_direct_cmd_5 (SMC Direct Command Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:26] | - | - | Undefined | Read as undefined. Write as zero. |
| [25:23] | chip_select | wo | - | CS selection: <br> 0y000 = CS0 <br> 0y001 = CS1 <br> 0y010 = Reserved <br> 0y011 = Reserved <br> 0y100-0y111 = Reserved |
| [22:21] | cmd_type | wo | - | current command: <br> Oy00 = UpdateRegs and AHB command <br> 0y01 = ModeReg access <br> 0y10 = UpdateRegs <br> 0y11 = ModeReg and updateRegs |
| [20] | - | - | Undefined | Read as undefined. Write as zero. |
| [19:0] | addr | wo | - | When cmd_type = 0y00 (ModeReg acess): <br> Addr set value: specify the external memory address [19:0]. <br> When cmd_type accesses UpdateRegs and the AHB command: <br> Addr [15:0] is set to the set value of hwdata [15:0], and the set value of $\operatorname{Addr}$ [19:16] will be undefined. |

Note: This register cannot be written while it is in the Reset state.
The SMC Direct Command Register transfers commands to external memory, and controls updating of the chip configuration register values held in the set_opmode and set_cycles registers.
[Description]
a. <chip_select>

CS selection:
0y000 = CS0
0y001 = CS1
0y010 = Reserved
$0 y 011=$ Reserved
$0 y 100$ to $0 y 111=$ Reserved
b. <cmd_type>

Current command:
$0 y 00=$ UpdateRegs and AHB command
0y01 = ModeReg access
0y10 = UpdateRegs
0y11 = ModeReg and dateRegs
c. <addr>

When cmd_type accesses ModeReg:
Adrr set value: specify the external memory address [19:0].

When cmd_type accesses UpdateRegs and the AHB command:
Addr [15:0] is set to the set value of hwdata [15:0], and the set value of Addr [19:16] will be undefined.
3. smc_set_cycles_5 (SMC Set Cycles Register)

Address $=\left(0 x F 431 \_1000\right)+(0 \times 0014)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:23] | - | - | Undefined | Read undefined. Write as zero. |
| [22:20] | Reserved | - | Undefined | Read undefined. Write as zero. |
| [19:17] | Set_t5 | wo | - | Set value of $\mathrm{t}_{\mathrm{TR}}$ (holding register) $0 y 000$ to 0y111 |
| [16:14] | Set_t4 | wo | - | Set value of $\mathrm{t}_{\mathrm{Pc}}$ (holding register) $0 y 000$ to $0 y 111$ |
| [13:11] | Set_t3 | wo | - | Set value of $\mathrm{t}_{\mathrm{wp}}$ (holding register) $0 y 000$ to $0 y 111$ |
| [10:8] | Set_t2 | wo | - | Set value of $\mathrm{t}_{\text {CEOE }}$ (holding register) $0 y 000$ to $0 y 111$ |
| [7:4] | Set_t1 | wo | - | Set value of $\mathrm{t}_{\mathrm{wc}}$ (holding register) $0 y 0000$ to $0 y 1111$ |
| [3:0] | Set_t0 | wo | - | Set value of $\mathrm{t}_{\mathrm{RC}}$ (holding register) $0 y 0000$ to 0y1111 |

Note: This register cannot be written while it is in the Reset state.

This register is provided to adjust the write access cycle of static memory and should be set to satisfy the AC specifications of the memory to be used.

This is a holding register for enabling setting values. By executing one of the following operations, the settings values of this register will be updated to the configuration register of the memory manager and enabled.
(1) The smc_direct_cmd Register indicates only a register update is taking place.
(2) The smc_direct_cmd Register indicates either a modereg operation or a memory access has taken place, and is complete.
[Description]
a. <Set_t5>

Set value of $\mathrm{t}_{\mathrm{T} R}$ (holding register).
0y000 to 0y111
b. <Set_t4>

Set value of $t_{P C}$ (holding register).
$0 y 000$ to $0 y 111$
c. <Set_t3>

Set value of twp (holding register).
0y000 to 0y111
d. <Set_t2>

Set value of tceoe (holding register). $0 y 000$ to $0 y 111$
e. <Set_t1>

Set value of twc (holding register).
$0 y 0000$ to $0 y 1111$
f. <Set_t0>

Set value of $t_{R C}$ (holding register).
0y0000 to 0y1111

Setting Example: SMC Set Cycles Register = 0x0002B1C3


Figure 3.10.35 Asynchronous Read

Setting Example: SMC Set Cycles Register $=0 \times 0002934 \mathrm{C}$


Figure 3.10.36 Asynchronous Write

Setting Example: SMC Set Cycles Register $=0 \times 000272 \mathrm{C} 3$


Figure 3.10.37 Asynchronous Page Read

Setting Example: SMC Set Cycles Register $=0 \times 00029143$


Figure 3.10.38 Asynchronous Write after Asynchronous Read
4. smc_set_opmode_5 (SMC Set Opmode Register)

Address $=\left(0 x F 431 \_1000\right)+(0 x 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15:13] | set_burst_align | wo | - | Memory burst boundary split setting: <br> $0 y 000=$ bursts can cross any address boundary <br> $0 y 001=$ split at the 32-beat burst boundary <br> $0 y 010=$ split at the 64-beat burst boundary <br> $0 y 011=$ split at the 128 -beat burst boundary <br> 0y100 = split at the 256-beat burst boundary <br> other = Reserved |
| [12] | set_bls | wo | - | Byte Enable (SMCBEO-1) timing setting: <br> OyO = SMCCSn timing <br> 0y1 = SMCWEn timing |
| [11] | Reserved | wo | - | Read as undefined. Write as zero. |
| [10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9:7] | set_wr_bl | wo | - | Write burst length (holding register) 0y000 = 1-beat $0 y 001=4$-beats other = Reserved |
| [6] | set_wr_sync | wo | - | Holding register of the wr_sync field set value: <br> OyO = asynchronous write mode <br> Oy1 = Reserved |
| [5:3] | set_rd_bl | wo | - | Read burst length $\begin{aligned} & \text { Oy000 }=\text { 1-beat } \\ & \text { Oy001 }=4 \text {-beats } \\ & \text { other }=\text { Reserved } \end{aligned}$ |
| [2] | set_rd_sync | wo | - | Holding register of the rd_sync field set value: <br> Oy0 = asynchronous read mode <br> 0y1 = Reserved |
| [1:0] | set_mw | wo | - | Holding register of the memory data bus width set value: $\begin{aligned} & \text { Oy00 }=\text { reserved } \\ & 0 y 01=16 \text {-bits } \\ & 0 y 10=32 \text {-bits } \\ & 0 y 11=\text { Reserved } \end{aligned}$ |

Note: This register cannot be written while it is in the Reset state.

The APB registers smc_set_opmode act as holding registers. Executing either of the following two makes the setting values to be effective:
(1) The smc_direct_cmd Register indicates only a register update is taking place.
(2) The smc_direct_cmd Register indicates either a modereg operation or a memory access has taken place, and is complete.
[Description]
a. <set_burst_align>

For asynchronous transfers:
When set_rd_sync $=0$, MPMC1 always aligns read bursts to the memory burst boundary.
When set_wr_sync $=0$, MPMC1 always aligns write bursts to the memory burst boundary.
5. smc_sram_cycles0_0_5 (SMC SRAM Cycles Registers $0<0>$ )

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:20] | - | - | Undefined | Read undefined. |
| [19:17] | t_tr | Ro | 0 y 001 | Turnaround time for SRAM chip configuration $0 y 000$ to $0 y 111$ |
| [16:14] | t_pc | Ro | $0 y 010$ | Page cycle time: $0 y 000$ to $0 y 111$ |
| [13:11] | t_wp | Ro | $0 y 110$ | Delay time for smc_we_n_0: 0y000 to 0y111 |
| [10:8] | t_ceoe | Ro | 0 y 011 | Delay time for smc_oe_n_0: Oy000 to Oy111 |
| [7:4] | t_wc | RO | Oy1100 | Write cycle time: $0 y 0000$ to 0y1111 |
| [3:0] | t_rc | Ro | $0 y 1100$ | Read cycle time: Oy0000 to 0y1111 |

Note: This register cannot be read while it is in the Reset state.
[Description]
a. <t_tr>

Turnaround time for SRAM chip configuration
$0 y 000$ to $0 y 111$
b. <t_pc>

Page cycle time:
$0 y 000$ to $0 y 111$
c. <t_wp>

Delay time for smc_we_n_0:
$0 y 000$ to $0 y 111$
d. <t_ceoe>

Delay time for smc_oe_n_0:
$0 y 000$ to $0 y 111$
e. <t_wc>

Write cycle time
$0 y 0000$ to $0 y 1111$
f. <t_rc>

Read cycle time
0y0000 to 0y1111

- smc_sram_cycles0_x_5 (SMC SRAM Cycles Registers $0<\mathrm{x}>$ ) ( $\mathrm{x}=0$ to 3)

The structure and description of these registers are same as smc_sram_cycles0_0_5. Please refer to the description of smc_sram_cycles0_0_5.
For the name and address of these registers, please refer to Table 3.10.11 MPMC1 SMC SFR list.
6. smc_opmode0_0_5 (SMC Opmode Registers $0<0>$ )

Address $=\left(0 x F 431 \_1000\right)+(0 x 0104)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:24] | Reserved | RO | 0x20 | Read as 0x20. |
| [23:16] | Reserved | RO | OxE0 | Read as 0xE0. |
| [15:13] | burst_align | RO | Oy000 | Memory burst boundary split set value: <br> $0 y 000=$ bursts can cross any address boundary <br> $0 y 001$ = split at the 32-beat burst boundary <br> $0 y 010=$ split at the 64-beat burst boundary <br> $0 y 011=$ split at the 128-beat burst boundary <br> $0 y 100=$ split at the 256-beat burst boundary <br> other = Reserved |
| [12] | bls | Ro | Oy0 | bls timing : <br> OyO $=$ chip select <br> 0y1 = Reserved |
| [11] | Reserved | RO | Oy1 | - |
| [10] | - | - | Undefined | Read as undefined. |
| [9:7] | wr_bl | Ro | 0y000 | Write memory burst length: <br> 0y000 = 1-beat <br> 0y001 = 4-beats <br> other = Reserved |
| [6] | wr_sync | Ro | Oyo | Memory operation mode: <br> Oy0 = asynchronous write operation <br> 0y1 = Reserved |
| [5:3] | rd_bl | Ro | 0y000 | Read memory burst length: <br> 0y000 = 1-beat <br> 0y001 = 4-beats <br> other = Reserved |
| [2] | rd_sync | Ro | Oy0 | Memory operation mode: <br> Oy0 = asynchronous read operation <br> 0y1 = Reserved |
| [1:0] | mw | Ro | 0 y 10 | Memory data bus width <br> Oy00 = Reserved <br> $0 y 01=16$-bits <br> $0 y 10=32$-bits <br> $0 \mathrm{y} 11=$ Reserved |

Note: These registers cannot be read while they are in the Reset state.
7. smc_opmode0_1_5 (SMC Opmode Registers $0<1>$ )

Address $=\left(0 x F 431 \_1000\right)+(0 x 0124)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:24] | Reserved | RO | 0x60 | Read as 0x60. |
| [23:16] | Reserved | RO | 0xE0 | Read as 0xE0. |
| [15:13] | burst_align | RO | 0y000 | Memory burst boundary split set value: <br> $0 y 000=$ bursts can cross any address boundary <br> $0 y 001$ = split at the 32-beat burst boundary <br> $0 y 010=$ split at the 64-beat burst boundary <br> $0 y 011=$ split at the 128-beat burst boundary <br> $0 y 100=$ split at the 256-beat burst boundary <br> other = Reserved |
| [12] | bls | RO | Oy0 | bls timing : <br> $0 y 0=$ chip select <br> 0y1 = Reserved |
| [11] | Reserved | RO | Oy1 | - |
| [10] | - | - | Undefined | Read as undefined. |
| [9:7] | wr_bl | RO | Oy000 | Write memory burst length: $\begin{aligned} & 0 y 000=1 \text {-beat } \\ & \text { Oy001 }=4 \text {-beats } \\ & \text { other }=\text { Reserved } \end{aligned}$ |
| [6] | wr_sync | RO | OyO | Memory operation mode: $\begin{aligned} & \text { Oy0 }=\text { asynchronous write operation } \\ & 0 \mathrm{y} 1=\text { Reserved } \end{aligned}$ |
| [5:3] | rd_bl | RO | 0y000 | Read memory burst length: <br> $0 y 000=1$ beat <br> $0 y 001=4$ beats <br> other = Reserved |
| [2] | rd_sync | RO | OyO | Memory operation mode: <br> $0 \mathrm{yO}=$ asynchronous read operation <br> Oy1 = Reserved |
| [1:0] | mw | RO | 0y10 | Memory data bus width : $\begin{aligned} & 0 y 00=\text { Reserved } \\ & 0 y 01=16 \text {-bits } \\ & 0 y 10=32 \text {-bits } \\ & 0 y 11=\text { Reserved } \end{aligned}$ |

Note: These registers cannot be read while they are in the Reset state.
[Description]
a. <burst_align>

Memory burst boundary split set value:
$0 y 000=$ bursts can cross any address boundary
$0 y 001=$ split at the 32 -beat burst boundary
$0 y 010=$ split at the 64 -beat burst boundary
$0 y 011=$ split at the 128 -beat burst boundary
$0 y 100=$ split at the 256 -beat burst boundary
Other $=$ Reserved
b. <bls>

Bls timing :
$0 \mathrm{y} 0=$ chip select
$0 \mathrm{y} 1=$ Reserved
c. <wr_bl>

Write memory burst length:
$0 \mathrm{y} 000=1$ beat
$0 \mathrm{y} 001=4$ beats
Other $=$ Reserved
d. <wr_sync>

Memory operation mode:
$0 \mathrm{y} 0=$ asynchronous write operation
$0 \mathrm{y} 1=$ Reserved
e. <rd_bl>

Read memory burst length:
$0 y 000=1$ beat
$0 \mathrm{y} 001=4$ beats
Other $=$ Reserved
f. <rd_sync>

Memory operation mode:
$0 \mathrm{y} 0=$ asynchronous read operation
$0 \mathrm{y} 1=$ Reserved
g. <mw>

The Reset value depends on setting state. The CS0 meomry data bus width can be set for Boot.

### 3.11 NAND-Flash Controller (NDFC)

### 3.11.1 Overview

The NAND-Flash Controller (NDFC) is provided with dedicated pins for connecting with the NAND-Flash memory. The NDFC also has an ECC calculation function for error correction. It supports the Hamming Code ECC calculation method for the NAND-Flash memory of SLC (Single Level Cell) type that is capable of correction (Note1) a single-bit error for every 256 bytes and the Reed-Solomon ECC calculation method for the NAND-Flash memory of MLC (Multi-Level Cell) type that is capable of correction (Note 1) four error addresses for every 512 bytes.

The NDFC has the following features:
a. Controls the NAND-Flash memory interface through registers.
b. Supports 8-bit NAND-Flash memory devices (Does not support 16-bit devices).
c. Supports page sizes of 512 bytes and 2048 bytes.
d. Includes an ECC generation circuit using Hamming codes (for SLC type).
e. Includes a 4-address (4-byte) error detection circuit using Reed-Solomon coding/encoding techniques (for MLC type).
f. Provides an Autoload function for high-speed data transfer by using two 32 bit $\times 4$ word FIFOs together with a DMA controller.

Note 1: Error correction needs software processing.
Note 2: The WPn (Write Protect) pin of the NAND Flash is not supported. When this function is needed, prepare it on an external circuit.

### 3.11.2 Block Diagram



### 3.11.3 Operation Description

a. Setting the commands and addresses to the NAND-Flash memory

The commands and addresses for executing instructions such as Page Read and Page Write to the NAND-Flash memory are set by software.
The NDCExn, NDCLE, and NDALE pins are configured by the NDFMCR0<CEx, CLE, ALE> register.
Reading/Writing of NAND-Flash memory are executed by reading/writing the NDFDTR regiser.
The setting the AC timing can be adjusted by using the NDFMCR2 <SPLW[2:0], SPHW[2:0], SPLR[2:0], SPHR[2:0]> register.

b. Reading data from the NAND-Flash memory in page units and writing data to the built-in RAM

In this section, a high-speed data read function with a smaller burden to the CPU is implemented by using the built-in DMA controller in addition to two 32bit $\times 4$ word FIFOs contained in the NDFC and the Autoload function.

Note: Please use the DMA function for the data read that uses the Autoload function.

Because the Autoload function at data read starts automatically after detection of a rising edge of the NDRB pin in the state of NDFMCR1<ALS>= 1, the settings of steps (1) and (2) below must be performed after command setting to the NAND-Flash before address setting.
(1) Assign the NDFC to an arbitrary channel of the DMA controller and set the relevant registers.

The following is an example in which the NDFC is assigned to DMAC channel 0 :
DMACC0SrcAddr $\leftarrow$ Address of NDFDTR
DMACC0DestAddr $\leftarrow$ Address of the built-in RAM
DMACC0Control $\leftarrow<$ Swidth[2:0]> $=0 y 010$ (32 bits), <Dwidth[2:0]> = 0y010 (32 bits), <SBSize[2:0]> $=0 y 001$ ( 4 beats), <TransferSize[11:0]> $=0 \times 80$ (512 Bytes/ 4 Bytes)
DMACC0Configuration $\leftarrow<$ FlowCntrl[13:11]> $=0 y 010$ (Peripheral to Memory), $<$ ITC $>=1$ (DMA termination interrupt is enabled.)
(2) Write 0 to the NDFMCR1<SELAL> register and 1 to the NDFMCR1<ALS> register.

When Step (2) is performed, the NDFC begins detecting a rising edge of the R/B pin, and after detecting a rising edge, starts a read cycle of 1-byte data. Each time the NDFC reads 1-byte data, it stores the read data in the first-stage 16-byte FIFO (FIFO-0) and generates the ECC by entering the data to either Hamming Code ECC calculator or Reed-Solomon ECC calculator depending on the setting of the NDFMCR1<ECCS> register.

When FIFO-0 is filled up with data, the FIFO-1) takes over the data storage for continued data read. In addition, the NDFC asserts a DMA transfer request to the DMAC at the fill-up of FIFO-0 to request the transfer of the FIFO-0 data to the built-in RAM.

Data can be read efficiently at a higher speed by switching between two 16 -byte FIFOs in this way.

When a total of 512 bytes of data has been read, the DMAC asserts a DMA termination interrupt and the CPU uses the interrupt to start the next process.

The following shows a conceptual timing chart of the data read timing by DMA.


DMAC end interrupt $\qquad$

If DMAC cannot read the data from a FIFO of the NDFC when both FIFO-0 and FIFO-1 are full, the autoload function is suspended for that duration.
c. Data writing from the built-in RAM to the NAND-Flash memory in page units

The following is a description of data writing using the Autoload function that is performed similarly to data reading from the NAND-Flash. For execution, perform the settings described in steps (1) and (2) below.

Note: Please use the DMA function for the data read that uses the autoload function.
(1) Assign the NDFC to an arbitrary channel of the DMA controller and set the relevant registers.
The following is an example in which the NDFC is assigned to DMAC channel 0 :

| DMACC0SrcAddr | $\leftarrow$ Address of the built-in RAM |
| :---: | :---: |
| DMACC0DestAddr | $\leftarrow$ Address of NDFDTR |
| DMACC0Control | $\begin{aligned} \leftarrow & <\text { Swidth }[2: 0]>=0 y 010(32 \text { bits }), \\ & <\text { Dwidth }[2: 0]>=0 y 010(32 \text { bits }) \\ & <\text { SBSize } 2: 0]>=0 y 001(4 \text { beats }) \\ & <\text { TransferSize[11:0]> }=0 x 80(512 \text { Byte/4 Byte }) \end{aligned}$ |
| DMACC0Configur | $\mathrm{n} \leftarrow<\text { FlowCntrl }>=0 \mathrm{y} 001(\text { Memory to Peripheral })$ $<\mathrm{ITC}>=1 \text { (DMA termination interrupt is ena }$ |

(2) Write 1 to the NDFMCR1<SELAL> register and 1 to the NDFMCR1<ALS> register.

When step (2) is performed, the NDFC asserts a DMA request, because both FIFO-0 and FIFO-1 are empty, to have the DMA controller transfer data from the built-in RAM to FIFO-0 and FIFO-1.

When the data transfer from the DMA controller to FIFO-0 and FIFO-1 is terminated, the NDFC uses the FIFO-0 data to start a data write cycle to NAND-Flash. Each time the NDFC writes data, it generates the ECC by entering the data to either Hamming Code ECC calculator or Reed-Solomon ECC calculator depending on the setting of the NDFMCR1<ECCS> register. When FIFO-0 becomes empty, the FIFO-1 takes over the data extraction for continued data write.

In addition, the NDFC asserts a DMA transfer request to the DMAC at the time of FIFO-0's becoming empty to request the data transfer from the built-in RAM to FIFO-0.

Data can be written efficiently at a higher speed by switching between two 16 -byte FIFOs in this way.

When a total of 512 bytes of data has been written, the DMAC asserts a DMA termination interrupt and the CPU uses the interrupt to start the next process. The following shows a conceptual timing chart of the data write timing by DMA.


Note: Write operation to the NAND-Flash memory is not terminated by the Autoload function of the NDFC at the time of assertion of a DMAC end interrupt. Ensure that the NDFMCR1<ALS> $=0$ during the DMAC end interrupt processing and then execute the next process (processing of the ECC).
If DMAC cannot be write the data to FIFO of the NDFC when FIFO-0 and FIFO-1 are full, the Autoload function is suspended for that duration.
d. ECC read or write to or from the redundant area

The Autoload function cannot be used. Execute read or write to or from NAND-Flash by software as in the case of setting a command or address.
e. Waveform adjusting function for NDREn and NDWEn

When setting of a command and address, data read, or data write is performed to the NDFDTR register, the NDFC generates waveforms for the NDREn and NDWEn pins.
At this time, the Low width and High width for the NDREn and NDWEn pins can be adjusted. Adjustment should be done in accordance with the AC specifications including the NDFC operation clock, HCLK (up to 100 MHz ) and the NAND-Flash access time. (For details, refer to the electrical characteristics.)
The following figure shows a timing chart example in which continuous accesses are made when NDFMCR2<SPLW[2:0]> = 0y011, NDFMCR2<SPLR[2:0]> = 0y011, NDFMCR2<SPHW[2:0]> $=0 y 010$, and NDFMCR2<SPHR[2:0]> $=0 y 010$. (The data drive time becomes longer at data write.)


### 3.11.4 ECC Control

This section describes ECC control. NAND-Flash memory devices may inherently include error bits. It is therefore necessary to implement the error correction processing using ECC (Error Correction Code).

Figure 3.11 .1 shows a basic flowchart for ECC control.


Figure 3.11.1 Basic Flow of ECC Control
Write:

1. When data is written to the actual NAND-Flash memory, the ECC generator in the NDFC simultaneously generates ECC for the written data.
2. The ECC is written to the redundant area in the NAND-Flash separately from the valid data.

Read:

1. When data is read from the NAND-Flash memory, the ECC generator in the NDFC simultaneously generates ECC for the read data as in the case of data writing.
2. The ECC written to the redundant area from the NAND-Flash memory is read. The ECC at the time of data writing and that at the time of data reading are used to calculate error bits for correction.

### 3.11.4.1 Difference between Hamming Code ECC Calculation Method and Reed-Solomon ECC Calculation Method

The NDFC includes an ECC generator supporting 2LC and 4LC.
The ECC calculation using Hamming codes (supporting 2LC) generates 22 bits of ECC for every 256 bytes of valid data and is capable of detecting and correcting a single-bit error for every 256 bytes. Error bit detection calculation and correction must be implemented by software.

When using Smart Media, Hamming codes should be used.
The ECC calculation using Reed-Solomon codes (supporting 4LC) generates 80 bits of ECC for every 1 byte to 512 bytes of valid data and is capable of detecting and correcting error bits at 4 -symbol for every 512 bytes. Although the Reed-Solomon ECC calculation method needs error bit correction to be implemented by software as in the case of the Hamming Code ECC calculation method, error bit detection calculation is supported by hardware.

The differences between Hamming Code ECC calculation method and Reed-Solomon ECC calculation method are summarized in Table 3.11.1

Table 3.11.1 Differences between Hamming Code ECC Calculation Method and
Reed-Solomon ECC Calculation Method

|  | Hamming | Reed Solomon |
| :--- | :--- | :--- |
| Maximum number of <br> correctable errors | 1-bit | 4-symbol <br> (All the 8 bits at one symbol are correctable.) |
| Number of ECC bits | 22 bits/256 bytes | 80 bits / up to 512 bytes |
| Error bit detection <br> method | Supported by software. | Detected by hardware. |
| Error bit correction <br> method | Supported by software. | Supported by software. |
| Error bit detection time | Supported by software, so it depends <br> on how the software is made. | See the table below. |
| Others | Supports SmartMedia. | - |


| Number of Error <br> Bits | Reed-Solomon Error <br> Bit Detection Time <br> (Units: HCLK) |  |
| :--- | :--- | :--- |
| 4 | $813(\max )$ | These values indicate the total number of clocks for <br> detecting error bit(s) but do not include the register <br> read/write time by the CPU. |
| 3 | $648(\max )$ |  |
| 2 | $258(\max )$ |  |
| 1 | 1 |  |
| 0 |  |  |

### 3.11.4.2 Error Correction Methods

## Hamming ECC

- The ECC generator generates 44 bits of ECC for a page containing 512 bytes of valid data. The error correction process must be performed in units of 256 bytes ( 22 bits of ECC). The following explains how to implement error correction on 256 bytes of valid data using 22 bits of ECC.
- If the NAND-Flash memory to be used has a large-capacity page size (e.g. 2048 bytes), the error correction process must be repeated several times to cover the entire page.

1. The calculated ECC and the ECC in the redundant area (Note 1) are rearranged, so that the lower 2 bytes of each ECC represent line parity (LPR15: 0) and the upper 1 byte (of which the upper 6 bits are valid) represents column parity (CPR7:2).
2. The two rearranged ECCs are XORed.
3. If the XOR result is 0 , indicating an ECC match, the error correction process ends normally (no error). If the XOR result is other than 0 , it is checked whether or not the error data can be corrected.
4. If the XOR result contains only one ON bit, it is determined that a single-bit error exists in the ECC data itself and the error correction process terminates here (error not correctable).
5. If every two bits of bits 0 to 15 and bits 18 to 23 of valid data in the XOR result are either 0 y 01 or 0 y 10 , it is determined that the error data is correctable and error correction is performed accordingly. If the XOR result contains either $0 y 00$ or $0 y 11$, it is determined that the error data is not correctable and the error correction process terminates abnormally.

|  | Example of Correctable XOR Result |  | Example of Uncorrectable XOR Result |  |
| :---: | :---: | :---: | :---: | :---: |
| Binary | 100110 00 <br> 101010 10 <br> 010101010  | Column parity |  | Column parity Line parity |

6. For correction of the data, the line information in error is created from the line parity of the XOR result and the bit information is created from the column parity and then the error bit is inverted. The error correction is now completed.

Example: When the XOR result is $0 y 10 \_01 \_10 \_00 \_10 \_10 \_01 \_10 \_01 \_01 \_10 \_10$

Convert two bytes of line parity into one byte. $(10 \rightarrow 1,01 \rightarrow 0)$
Convert six bits of column parity into three bits. $(10 \rightarrow 1, ~ 01 \rightarrow 0)$
Line parity: $\quad \begin{array}{llllllll}10 & 10 & 01 & 10 & 01 & 01 & 10 & 10\end{array}$

$\begin{array}{llllllll}1 & 1 & 0 & 1 & 0 & 0 & 1 & 1\end{array}=0 x D 3$
In this case, an error exists at address 0xD3. Note that this address is not an absolute address but a relative address in 256 bytes. Due care must be used when correcting this error.
Column parity: $\quad 10 \quad 01 \quad 10$
! ! !
$10 \quad 1=5 \quad \rightarrow$ Error in bit 5
Error correction is performed by inverting the data in bit 5 at address 0xD3.

## Reed-Solomon ECC

- The ECC generator generates 80 bits of ECC for up to 518 bytes of valid data. If the NAND-Flash memory to be used has a large-capacity page size (e.g. 2048 bytes), the error correction process must be repeated several times to cover the entire page.
- Basically no calculation is needed for error correction. If error detection is performed properly, the NDFC only needs to refer to the error address and error bit. However, it may be necessary to convert the error address, as explained below.

1. If the error address indicated by the NDRSCAn register is in the range of $0 \times 000$ to $0 x 007$, this error exists in the ECC area and no correction is needed in this case. (It is not able to correct the error in the ECC area. Note, however, that if the error exists in the ECC area, this LSI has only the ability to correct errors up to 4 symbols including the error in the ECC area.
2. If the error address indicated by the NDRSCAn register is in the range of $0 \times 008$ to $0 \times 207$, the error address is obtained by subtracting this address from $0 \times 207$.

$$
\text { Example 1: When NDRSCAn }=0 \times 005 \text { and NDRSCDn }=0 x 04=0 y 0000 \_0100
$$

Because the error address is in the range of $0 \times 000$ to $0 x 007$, no correction is needed.
(Although an error exists in bit 2, no correction is needed.)

Example 2: When NDRSCAn $=0 x 083$ and NDRSCDn $=0 x 81=0 y 1000 \_0001$
Error correction is performed by inverting the data in bits 7 and 0 at address $0 \times 184$ ( $0 \times 207-0 \times 083$ ).

Note: If the error address (after conversion) is in the range of $0 \times 000$ to $0 \times 007$, it indicates that an error bit exists in redundant area (ECC). In this case, no error correction is needed. If the number of error bits is not more than 4 symbols, the Reed-Solomon ECC calculation method calculates each error bit precisely even if it is in the redundant area (ECC).

### 3.11.5 Description of Registers

The following lists the SFRs:

Table 3.11.2 SFR List
Base address $=0 \times F 201 \_0000$

| Register <br> Name | Address <br> $($ base+ $)$ |  |
| :--- | :--- | :--- |
| NDFMCR0 | $0 \times 0000$ | NAND-Flash Control Register 0 |
| NDFMCR1 | $0 \times 0004$ | NAND-Flash Control Register 1 |
| NDFMCR2 | $0 \times 0008$ | NAND-Flash Control Register 2 |
| NDFINTC | $0 \times 000 \mathrm{C}$ | NAND-Flash Interrupt Control Register |
| NDFDTR | $0 \times 0010$ | NAND-Flash Data Register |
| NDECCRD0 | $0 \times 0020$ | NAND-Flash ECC Read Register 0 |
| NDECCRD1 | $0 \times 0024$ | NAND-Flash ECC Read Register 1 |
| NDECCRD2 | $0 \times 0028$ | NAND-Flash ECC Read Register 2 |
| NDRSCA0 | $0 \times 0030$ | NAND-Flash Reed-Solomon Calculation Result Address Register 0 |
| NDRSCD0 | $0 \times 0034$ | NAND-Flash Reed-Solomon Calculation Result Data Register 0 |
| NDRSCA1 | $0 \times 0038$ | NAND-Flash Reed-Solomon Calculation Result Address Register 1 |
| NDRSCD1 | $0 \times 003 C$ | NAND-Flash Reed-Solomon Calculation Result Data Register 1 |
| NDRSCA2 | $0 \times 0040$ | NAND-Flash Reed-Solomon Calculation Result Address Register 2 |
| NDRSCD2 | $0 \times 0044$ | NAND-Flash Reed-Solomon Calculation Result Data Register 2 |
| NDRSCA3 | $0 \times 0048$ | NAND-Flash Reed-Solomon Calculation Result Address Register 3 |
| NDRSCD3 | $0 \times 004 C$ | NAND-Flash Reed-Solomon Calculation Result Data Register 3 |

1. NDFMCRO (NAND-Flash Control Register 0)

Address $=\left(0 x F 201 \_0000\right)+(0 x 0000)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:12] | - | - | Undefined | Read undefined. Write as zero. |
| [11] | RSECCL | R/W | OyO | Reed Solomon ECC-Latch <br> Oy0: Disable (Enable 80-bit F/F update.) <br> 0y1: Enable (Disable 80-bit F/F update.) |
| [10] | RSEDN | R/W | Oy0 | Reed-Solomon operation select Oy0: Read 0y1: Write |
| [9] | RSESTA | wo | Oy0 | Reed-Solomon error calculation start 0y0: 0y1: Start |
| [8] | RSECGW | R/W | Oy0 | Reed-Solomon ECC-Generator write enable Oy0: Disable <br> 0y1: Enable |
| [7] | WE | R/W | Oy0 | Write operation enable Oy0: Disable 0y1: Enable |
| [6] | ALE | R/W | OyO | NDALE pin control <br> OyO: Output 0 <br> 0y1: Output 1 |
| [5] | CLE | R/W | Oy0 | NDCLE pin control OyO: Output 0 <br> 0y1: Output 1 |
| [4] | CEO | R/W | OyO | NDCEOn pin control <br> Oy0: Output 1 <br> 0y1: Output 0 |
| [3] | CE1 | R/W | Oy0 | NDCE1n pin control <br> OyO: Output 1 <br> 0y1: Output 0 |
| [2] | ECCE | R/W | Oy0 | ECC circuit enable <br> OyO: Disable <br> 0y1: Enable |
| [1] | BUSY | RO | Oy0 | NAND-Flash status <br> Read: Oy0: Ready <br> 0y1: Busy <br> Write: Invalid |
| [0] | ECCRST | wo | Oy0 | $\begin{aligned} & \text { ECC circuit reset } \\ & \text { OyO: - } \\ & \text { Oy1: Reset } \end{aligned}$ |

[Description]
a. $<$ RSECCL $>$

The <RSECCL> bit is used only for Reed-Solomon codes. When Hamming codes are used, this bit should be set to 0 .

The Reed-Solomon processing unit is comprised of two circuits: an ECC generating circuit and a circuit to calculate the error address and error bit position from the ECC.

No special care is needed if ECC generation and error calculation are performed in series. If these operations need to be performed in parallel, the intermediate code used for error calculation must be latched while the calculation is being performed.

The $<$ RSECCL $>$ bit is provided to enable the latch operation for the intermediate code generated from the ECC for written data and the ECC for read data to calculate the error address and error bit position.

When $<$ RSECCL $>$ is set to 1 , the intermediate code is latched so that no ECC is transferred to the error calculator even if the ECC generator updates the ECC, thus allowing the ECC generator to generate the ECC for another page while the ECC calculator is calculating the error address and error bit position. At this time, the ECC generator can perform both Write and Read operations.

When $<$ RSECCL $>$ is set to 0 the latch is released and the contents of the ECC calculator are updated sequentially as the data in the ECC generator is updated.


## b. $<$ RSEDN $>$

The <RSEDN> bit is used only for Reed-Solomon codes. When Hamming codes are used, this bit should be set to 0 .

For a write operation, this bit should be set to 1 (for write) to generate ECC. The ECC read from the NDECCRDn register is written to the redundant area of the NAND-Flash memory. For a read operation, this bit should be set to 0 (for Read). Then, valid data is read from the NAND-Flash memory and the ECC written in the redundant area of the NAND-Flash memory is read to generate an intermediate code for calculating the error address and error bit position.

## c. $<$ RSESTA $>$

The <RSESTA $>$ bit is used only for Reed-Solomon codes.
The error address and error bit position are calculated using an intermediate code generated from the ECC for written data and the ECC for read data Writing 1 to $<$ RSESTA $>$ starts this calculation.

## d. $<$ RSECGW $>$

The <RSECGW> bit is used only for Reed-Solomon codes. When Hamming codes are used, this bit should be set to 0 .

Since the valid data part and the ECC are processed differently in this circuit, reading the valid data part and reading the ECC should be managed separately by software.

To read valid data from the NAND-Flash memory, set $<$ RSECGW $>$ to 0 (Disable). To read the ECC written in the redundant area of the NAND-Flash, set $<$ RSECGW $>$ to 1 (Enable).

Note 1: Valid data that use the DMAC and ECC cannot be read continuously. After valid data has been read, data transfer should be stopped once to change the <RSECGW> bit from 0 to 1 before ECC is read.
Note 2: Immediately after ECC is read from the NAND-Flash memory, accesses (read/write) to the NAND-Flash memory or error bit calculation cannot be performed for a duration of 20 system clocks that is used for internal processing. Wait processing or other by software is needed.
e. <WE>

The $<\mathrm{WE}>$ bit is used for both Hamming and Reed-Solomon codes. This bit is used to control activation of the NDWEn pin. This is a protective register to prevent the NDWEn pin from being activated inadvertently for the NAND-Flash memory.
f. $<$ ALE $>,<$ CLE $>,<$ CE0 $>,<$ CE1 $>$

The <ALE>, <CLE>, <CE0> and <CE1> bits are used for both Hamming and Reed-Solomon codes. These pins are used to control the pins of the NAND-Flash memory.

## g. $<\mathrm{ECCE}>$

The <ECCE> bit is used for both Hamming and Reed-Solomon codes.
This bit is used to control the ECC circuit. To reset the ECC (to write 1 to $<$ ECCRST $>$ ), this bit must have been enabled (1).

## h. <BUSY>

The <BUSY> bit is used for both Hamming and Reed-Solomon codes. This bit is used to check the state of the NAND-Flash memory (NDRB pin). It is set to 1 when the NAND-Flash is "busy" and to 0 when it is "ready". Since the NDFC incorporates a noise filter of several clocks, a change in the NDR/B pin state is reflected on the <BUSY> flag after some delay.


## i. $<$ ECCRST $>$

The $<$ ECCRST $>$ bit is used for both Hamming and Reed-Solomon codes.
To reset the Hamming ECC, set NDFMCR1<ECCS $>=0$ (to reset the Reed-Solomon ECC, set NDFMCR $1<\mathrm{ECCS}>=1$, then write 1 once to this bit, and the ECC in this circuit is reset (reset is released automatically). The contents of the NDECCRDn register are also reset at the same time.

When you reset ECC, set $<$ ECCE $>$ to 1 .
2. NDFMCR1 (NAND-Flash Control Register 1)

Address $=\left(0 x F 201 \_0000\right)+(0 x 0004)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read undefined. Write as zero. |
| [15:12] | STATE[3:0] | RO | Oy0000 | Read: $\quad$ Status of the Reed-Solomon ECC calculator (Valid after calculation processing is started.) <br> 0y0000: Calculation ended with no error. <br> 0y0001: Calculation ended with errors of more than 5 symbols <br> (uncorrectable). <br> 0y0010, 0y0011: Calculation ended with errors of 4 symbols <br> or less <br> (correctable). <br> Oy0100-0y1111: Calculating <br> Write: Invalid |
| [11:10] | SERR[1:0] | RO | Undefined | Read: Number of errors in the Reed-Solomon ECC calculator <br> (Valid after calculation processing ended.) <br> $0 y 00: 1$-address error <br> 0y01 : 2-address error <br> 0y10: 3-address error <br> 0y11: 4-address error <br> Write: Invalid |
| [9] | SELAL | R/W | Oy0 | Autoload function select <br> OyO: Data read from the NAND-Flash <br> 0y1: Data write to the NAND-Flash |
| [8] | ALS | R/W | OyO | Autoload start (at write time) <br> 0y0: - <br> 0y1: Start <br> Autoload status (at read time) <br> Oy0: Before or after execution <br> $0 y 1$ : Being executed |
| [7:2] | - | - | Undefined | Read undefined. Write as zero. |
| [1] | ECCS | R/W | OyO | ECC circuit select <br> OyO: Hamming <br> 0y1: Reed-Solomon |
| [0] | - | - | Undefined | Read undefined. Write as zero. |

[Description]
a. <STATE[3:0]>, <SERR[1:0]>,

The [STATE3:0](STATE3:0) and [SEER1:0](SEER1:0) bits are used only for Reed-Solomon codes. When Hamming codes are used, these bits have no meaning.
These bits are used as flags to indicate the states of error address and error bit calculation results.
b. <SELAL>

The <SELAL> bit is used for both Hamming and Reed-Solomon codes.
This bit is used to select data read or data write for the NAND-Flash when the Autoload function is executed.
c. <ALS>

The <ALS> bit is used for both Hamming and Reed-Solomon codes.
This is the register that controls the function to transfer data read/write for the NAND-Flash at high speed by using the DMAC. Writing 1 to <ALS> enables the 16 -byte FIFO0/FIFO1.
In addition, a read operation allows the user to know the status of the Autoload function. (When 512 -byte read or write is executed by the Autoload function, this register is cleared to 0. )
d. $<$ ECCS $>$

The <ECCS> bit is used to select whether to use Hamming codes or Reed-Solomon codes. This bit is set to 0 for using Hamming codes and to 1 for using Reed-Solomon codes. It is also necessary to set this bit for resetting ECC.
3. NDFMCR2 (NAND-Flash Control Register 2)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:15] | - | - | Undefined | Read undefined. Write as zero. |
| [14:12] | SPLW | R/W | Oy000 | NDWEn Low pulse width setting 0y000: Reserved 0y001: 1 cycle of HCLK 0y010: 2 cycles of HCLK 0y011: 3 cycles of HCLK 0y100: 4 cycles of HCLK 0y101: 5 cycles of HCLK 0y110-0y111: Reserved |
| [11] | - | - | Undefined | Read undefined. Write as zero. |
| [10:8] | SPHW | R/W | Oy000 | NDWEn High pulse width setting 0y000: Reserved 0y001: 1 cycle of HCLK Oy010: 2 cycles of HCLK 0y011: 3 cycles of HCLK 0y00: 4 cycles of HCLK Oy101: 5 cycles of HCLK 0y110-0y111: Reserved |
| [7] | - | - | Undefined | Read undefined. Write as zero. |
| [6:4] | SPLR | R/W | Oy000 | NDREn Low pulse width setting 0y000: Reserved 0y001: 1 cycle of HCLK 0y010: 2 cycles of HCLK 0y011: 3 cycles of HCLK 0y100: 4 cycles of HCLK 0y101: 5 cycles of HCLK 0y110-0y111: Reserved |
| [3] | - | - | Undefined | Read undefined. Write as zero. |
| [2:0] | SPHR | R/W | Oy000 | NDREn High pulse width setting 0y000: Reserved 0y001: 1 cycle of HCLK 0y010: 2 cycles of HCLK 0y011: 3 cycles of HCLK 0y100: 4 cycles of HCLK 0y101: 5 cycles of HCLK 0y110-0y111: Reserved |

[Description]
a. <SPLW>, <SPHW>, <SPLR>, <SPHR>

These are registers to set the Low and High pulse width of the NDREn and NDWEn pins.
The pulse width is given by the set value $\times$ the period of HCLK. Setting $0 y 000,0 y 110$ and $0 y 111$ are prohibited.
4. NDFINTC (NAND-Flash Interrupt Control Register)

Address $=\left(0 x F 201 \_0000\right)+(0 x 000 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |
| [7] | RSEIC | WO | OyO | Read: Reed-Solomon calculator end interrupt clear register 0yO: - <br> 0y1: Clear <br> Write: <br> Invalid |
| [6] | RSEEIS | RO | OyO | Read: Reed-Solomon calculator end interrupt masked status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested <br> Write: Invalid |
| [5] | RSERIS | RO | OyO | Read: Reed-Solomon calculator end interrupt raw status <br> Oy0: Interrupt not requested <br> $0 y 1$ : Interrupt requested <br> Write: Invalid |
| [4] | RSEIE | R/W | OyO | Reed-Solomon calculator end interrupt enable register Oy0: Disable interrupt requests <br> $0 y 1$ : Enable interrupt requests |
| [3] | RDYIC | WO | Oy0 | NAND-Flash ready interrupt clear register OyO: - <br> 0y1: Clear |
| [2] | RDYEIS | RO | Oy0 | Read: NAND-Flash ready interrupt masked status <br> OyO: Interrupt not requested <br> Oy1: Interrupt requested <br> Write: Invalid |
| [1] | RDYRIS | RO | Oy0 | Read: NAND-Flash ready interrupt raw status <br> OyO: Interrupt not requested <br> $0 y 1$ : Interrupt requested <br> Write: Invalid |
| [0] | RDYIE | R/W | Oy0 | NAND-Flash ready interrupt enable register Oy0: Disable interrupt requests <br> 0y1: Enable interrupt requests |

[Description]
a. <xxxIC>, <xxxEIS>, <xxxRIS>, <xxxIE>

These are 4 -bit registers to support two types of interrupts: a READY interrupt that occurs when the status of the monitored NDRB pin changes from Busy to Ready and a Reed-Solomon calculation end interrupt that occurs when Reed-Solomon calculation of address and data ends. The NDFC asserts one interrupt request obtained by ORing these two interrupt requests to the interrupt controller. Therefore, the register contents check during interrupt processing and the processing appropriate to the individual interrupt source are required.

The following figure shows the relationship between these registers:

5. NDFDTR (NAND-Flash Data Register)

Address $=\left(0 x F 201 \_0000\right)+(0 x 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :---: | :--- | :--- | :--- |
| $[31: 0]$ | DATA[31:0] | R/W | Undefined | Data register |

[Description]
a. <DATA[31:0]>

This register is accessed when reading or writing data to or from the NAND-Flash memory or setting commands and addresses to the memory.

When data is written to this register, the data is written to the NAND-Flash memory. When a read operation is made to this register, data is read from the NAND-Flash memory. One-word transfer can be used through the DMA operation.

Note: Although this register is readable and writable, it contains no F/F. If reading is done after writing, the written data is not held because the operations for writing and reading are different.
6. NDECCRDO (NAND-Flash ECC Read Register 0)

Address $=(0 x F 2010000)+(0 \times 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 201 \_0000\right)+(0 \times 0020)$ |
| :--- | :---: | :--- | :--- | :--- |
| $[31: 0]$ | CODE0[31:0] | RO | $0 \times 00000000$ | Register to store ECC |

7. NDECCRD1 (NAND-Flash ECC Read Register 1)

Address $=\left(0 x F 201 \_0000\right)+(0 x 0024)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :---: | :--- | :--- | :--- |
| $[31: 0]$ | CODE1[31:0] | RO | $0 \times 00000000$ | Register to store ECC |

8. NDECCRD2 (NAND-Flash ECC Read Register 2)

| Address $=\left(0 x F 201 \_0000\right)+(0 \times 0028)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| $[31: 16]$ | - | - | Undefined | Read undefined. |
| $[15: 0]$ | CODE2[15:0] | RO | $0 \times 0000$ | Register to store ECC |

[Description]
a. $<$ CODE0[31:0]>, <CODE1[31:0]>, <CODE2[15:0]>

This register is used to read the ECC calculated in this circuit.
When 0 is written to NDFMCR0<ECCE> after read/write ends, ECC is prepared in this register (when the value of NDFMCR0<ECCE> changes from 1 to 0 the ECC in this register is updated).

The Hamming ECC calculation generates 22 bits of ECC for every 256 bytes of valid data and the Reed-Solomon ECC calculation generates 80 bits of ECC for every 1 byte to 512 bytes of valid data.

Three 32-bit width registers are provided to store 80 bits.
The table below shows the format for storing ECC.

Note: Before reading ECC from the NAND Flash ECC register, be sure to set NDFMCR0<ECCE> to 0. The ECC in the NAND Flash ECC register is updated when NDFMCRO<ECCE> changes from 1 to 0 . Also note that when the ECC in the ECC generator is reset by NDFMCR0<ECCRST>, the contents of this register are not reset.

| Register Name | Hamming | Reed-Solomon |
| :--- | :--- | :--- |
| NDECCRD0<15:0> | [15:0] Line parity | $[15: 0]$ |
|  | (for the first 256 bytes) | R/S ECC 79:64 |
| NDECCRD0<31:16> | [23:18] Column parity | $[31: 16]$ |
|  | (for the first 256 bytes) | R/S ECC 63:48 |
| NDECCRD1<15:0> | [15:0] Line parity | $[15: 0]$ |
|  | (for the second 256 bytes) | R/S ECC 47:32 |
| NDECCRD1<31:16> | [23:18] Column parity | $[31: 16]$ |
|  | (for the second 256 bytes) | R/S ECC 31:16 |
| NDECCRD2<15:0> | Not used | $[15: 0]$ |
|  |  | R/S ECC 15:0 |

The table below shows examples of writing ECC on the redundant area of the NAND-Flash memory.

When using Hamming codes with SmartMedia, the addresses of the redundant area are specified by the physical format of SmartMedia. For details, refer to the SmartMedia Physical Format Specifications.

|  | Reed-Solomon | NAND-Flash Address |
| :---: | :---: | :---: |
| NDECCRDO | [31:0] <br> R/S ECC 79:48 | $\begin{array}{r} \hline \text { Upper } 8 \text { bits }[79: 72] \rightarrow \text { address } 518 \\ 8 \text { bits }[71: 64] \rightarrow \text { address } 519 \\ 8 \text { bits }[63: 56] \rightarrow \text { address } 520 \\ \text { Lower } 8 \text { bits }[55: 48] \rightarrow \text { address } 521 \\ \hline \end{array}$ |
| NDECCRD1 | $\begin{aligned} & \text { [31:0] } \\ & \text { R/S ECC 47:16 } \end{aligned}$ | ```Upper 8 bits [47:40] \(\rightarrow\) address 522 8 bits [39:32] \(\rightarrow\) address 523 8 bits [31:24] \(\rightarrow\) address 524 Lower 8 bits [23:16] \(\rightarrow\) address 525``` |
| NDECCRD2 | [15:0] <br> R/S ECC 15:0 | Upper 8 bits [15:8] $\rightarrow$ address 526 <br> Lower 8 bits [7:0] $\rightarrow$ address 527 |

9. NDRSCAO (NAND-Flash Reed-Solomon Calculation Result Address Register 0)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 201 \_0000\right)+(0 \times 0030)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 10]$ | - | - | Undefined | Read undefined. |
| $[9: 0]$ | AL | RO | $0 \times 000$ | Register to store Reed-Solomon error 0 address |

10. NDRSCD0 (NAND-Flash Reed-Solomon Calculation Result Data Register 0)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Address $=\left(0 x F 201 \_0000\right)+(0 x 0034)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. |
| $[7: 0]$ | DATA | RO | $0 \times 00$ | Register to store Reed-Solomon error 0 data |

[Description]
a. $<$ AL $>,<$ DATA $>$

If an error is found at only one address, the error address is stored in the NDRSCA0 register and the error data in the NDRSCD0 register. If errors are found at two addresses, the error addresses are stored in the NDRSCA0 and NDRSCA1 registers and the error data in the NDRSCD0 and NDRSCD1 registers. Valid error addresses are stored in this way when error bits are found at four or less addresses.

For the number of error addresses, read the contents of NDFMCR1<SEER[1:0]>.

- NDRSCAx (NAND-Flash Reed-Solomon Calculation Result Address Register-x) ( $\mathrm{x}=0$ to 3)
- NDRSCDx (NAND-Flash Reed-Solomon Calculation Result Data Register-x) (x=0 to 3)

As for the above registers, the structure and description are same as NDRSCA0 and NDRSCD0.

Please refer to the description of NDRSCA0 and NDRSCD0. About the name and address of registers, please refer to Table 3.11.2

### 3.11.6 Examples of Accessing the NAND-Flash

The following example shows the example of NAND Flash memory accessing. This example is showing the set-up procedure. Please note that we do not warrant the operation shown below. Please use it as a guide in programming.

```
(1) Page write (2LC type)
--- Main Program ---
;
; ***** Initialize NDFC *****
    Condition: 8bit-bus, CE0, SLC, 512 Byte/Page, Hamming
;
NDFMCRO < 0x0000_0010 ; NDCEOn pin = 0, ECC-disable
NDFMCR1 \leftarrow 0x0000_0000 ; ECC = Hamming
NDFMCR2 \leftarrow 0x0000_3343 ; NDWEn L = 3clks,H =3clks,
; NDREn L = 4clks,H = 3clks
NDFINTC < 0x0000_0000 ; ALL Interrupt Disable
```

; ***** Setting Command, Address to NAND-Flash *****

| NDFMCR0 | $\leftarrow$ | 0x0000_00b0 | ;NDCEOn pin $=0$, NDCLE $=1$, NDALE $=0$ |
| :---: | :---: | :---: | :---: |
| NDFDTR | $\leftarrow$ | $0 \times 80$ | ; Write Command (1 $1^{\text {st- }}$ cycle of Page-Program) |
| NDFMCR0 | $\leftarrow$ | 0x0000_00d0 | ;NDCEOn pin = 0, NDCLE = 0, NDALE = 1 |
| NDFDTR | $\leftarrow$ | 0x?? | ; Write Address (n-times) |
| NDFMCR0 | $\leftarrow$ | 0x0000_0095 | ;NDCEOn pin $=0$, NDCLE $=0$, NDALE $=0$ ; ECC Enable and Reset |

; ***** Writing 512Byte Valid data *****
;
Have the DMAC and INTC support the Autoload function of 512-byte write data. (Details are omitted.)
(Including INTTC interrupt enable)
NDFMCR1 $\leftarrow \quad$ 0x0000_0300 ; <SELALS> $=1$, Start Auto-Load
——— INTTC Interrupt Processing Program ———

| NDFMCR1 | $\rightarrow$ | Read and check | ; Check that $<A L S>=0$ (end). If not, perform polling. |
| :--- | :--- | :--- | :--- |
| NDFMCR0 | $\leftarrow$ | $0 \times 0000 \_0090$ | ; ECC-Disable |
| Return to the main program |  |  |  |

——— Main Program ———

NDFDTR $\quad \leftarrow \quad$; Write dummy data (1 byte $\times 2$ times)
NDFDTR $\quad \leftarrow \quad$ ECC Write ECC (1byte $\times 3$ times)
$\begin{array}{llll}; & \text { Write to D525:LPR7:0 } & \text { For first } 256 \text { bytes } \\ ; & \text { Write to D526:LPR15:8 } & \text { For first } 256 \text { bytes } \\ ; & \text { Write to D527:CPR5:0+11b } & \text { For first } 256 \text { bytes }\end{array}$


| Page read (2LC type) |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
| ; ***** Initial | ; ***** Initialize NDFC ***** |  |  |
| ; |  |  |  |
| NDFMCRO | $\leftarrow$ | 0x0000_0010 | ; NDCEn pin $=0$, ECC-disable |
| NDFMCR1 | $\leftarrow$ | 0x0000_0000 | ; ECC = Hamming |
| NDFMCR2 | $\leftarrow$ | 0x0000_3343 | ; NDWEn L = 3clks,H = 3clks, <br> ; NDREn L = 4clks, $\mathrm{H}=3 \mathrm{clks}$ |
| NDFINTC | $\leftarrow$ | 0x0000_0000 | ; ALL Interrupt Disable |
| ; ***** Setting Command, Address to NAND-Flash ***** |  |  |  |
| ; |  |  |  |
| NDFMCRO | $\leftarrow$ | 0x0000_00b0 | ; NDCEn pin $=0$, NDCLE $=1$, NDALE $=0$ |
| NDFDTR | $\leftarrow$ | 0x00 | ; Write Command ( $1^{\text {st }}$ cycle of Page-Read) |
| ; ***** Reading 512Byte Valid data ***** |  |  |  |
| Have the DMAC and INTC support the Autoload function of 512-byte read data. (Details are omitted.) |  |  |  |
|  |  |  | (Including INTTC interrupt enable) |
| NDFMCR1 | $\leftarrow$ | 0x0000_0100 | ; <SELALS> = 0, Start Auto-Load |
| NDFMCRO | $\leftarrow$ | 0x0000_00d0 | ; NDCEn pin $=0$, NDCLE $=0$, NDALE $=1$ |
| NDFDTR | $\leftarrow$ | $0 x$ ?? | ; Write Address (n-times) |
| NDFMCRO | $\leftarrow$ | 0x0000_00b0 | ; NDCEn pin $=0$, NDCLE $=1$, NDALE $=0$ |
| NDFDTR | $\leftarrow$ | 0x030 | ; Read Command(2nd cycle of Page-Read) |
| NDFMCRO | $\leftarrow$ | 0x0000_0015 | ; NDCEn pin $=0$, NDCLE $=0$, NDALE $=0$ |
|  |  |  | ; ECC Enable and Reset |

——— INTTC Interrupt Processing Program ———

NDFMCRO $\leftarrow$ 0x0000_0010 ; Disable ECC

| NDFDTR |  | Read |  | ; Read dummy data (1 byte $\times 8$ times) |
| :---: | :---: | :---: | :---: | :---: |
| NDFDTR | $\rightarrow$ | Read |  | ; Read ECC (1 byte $\times 3$ times) |
| NDFDTR | $\rightarrow$ | Read |  | ; Read dummy data (1 byte $\times 2$ times) |
| NDFDTR | $\rightarrow$ | Read |  | ; Read ECC (1 byte $\times 3$ times) |
| ; |  |  |  |  |
| ; ***** Reading ECC code from NDFC ***** |  |  |  |  |
| ; |  |  |  |  |
| NDECCRD0 |  | $\rightarrow$ | Read | ; ECC for the first 256 bytes |
| NDECCRD1 |  | $\rightarrow$ | Read | ; ECC for the second 256 bytes |

Software processing
The ECC generated for the read operation and the ECC read from the memory are compared. If any error is found, the error processing routine is executed to correct the error data. For details, see Section 3.11.4.2 "Error Correction Methods".
Return to the main program
(3) Page write (4LC type)

$\qquad$
; ***** Initialize for NDFC *****
; condition: 8bit-bus, CEO, MLC, 512 Bytes/Page, Reed Solomon
;

| NDFMCRO | $\leftarrow$ | 0x0000_0410 | ; NDCEn pin = 0, ECC-disable |
| :---: | :---: | :---: | :---: |
| NDFMCR1 | $\leftarrow$ | 0x0000_0002 | ; ECC=Reed-Solomon |
| NDFMCR2 | $\leftarrow$ | 0x0000_3343 | ; NDWEn L = 3clks, H = 3clks, <br> ; NDWEn L = 4clks, $\mathrm{H}=3 \mathrm{clks}$ |
| NDFINTC | $\leftarrow$ | 0x0000_0000 | ; ALL Interrupt Disable |

; ***** Setting Command, Address to NAND-Flash *****

| NDFMCRO | $\leftarrow$ | 0x0000_04b0 | ; NDCEn pin $=0$, NDCLE $=1$, NDALE $=0$ |
| :---: | :---: | :---: | :---: |
| NDFDTR | $\leftarrow$ | 0x80 | ; Write command ( $1^{\text {stt }}$ cycle of Page-Program) |
| NDFMCRO | $\leftarrow$ | 0x0000_04d0 | ; NDCEn pin $=0$, NDCLE $=0$, NDALE $=1$ |
| NDFDTR | $\leftarrow$ | $0 \times$ ?? | ; Write Address (n-times) |
| NDFMCRO | $\leftarrow$ | 0x0000_0495 | $\text { ; NDCEn pin }=0, \text { NDCLE }=0, \text { NDALE }=0$ <br> ; ECC enable and reset |

[^1]NDFMCR1 $\quad \rightarrow \quad$ Read and check $\quad$ Check that <ALS> $=0$ (end). If not, perform polling.
NDFMCRO $\leftarrow 0 \times 0000$ _0490 ; Disable ECC

Return to the main program
$\qquad$
;***** Reading ECC from NDFC *****

| NDECCRDO | $\rightarrow$ | Read | $;$ ECC (1/3) |
| :--- | :--- | :--- | :--- |
| NDECCRD1 | $\rightarrow$ | Read | ECC (2/3) |
| NDECCRD2 | $\rightarrow$ | Read | ECC ( $3 / 3)$ |

; ***** Writing Dummy data \& ECC ***** ;

| NDFDTR | $\leftarrow$ | ECC | ; Write ECC ( 1 byte $\times 10$ times) |
| :--- | :--- | :--- | :--- |
| NDFDTR | $\leftarrow$ | $0 \times ? ?$ | ; Write dummy data ( 1 byte $\times 6$ times) |

; ***** Set Page program command *****
;

| NDFMCRO | $\leftarrow$ | 0x0000_04b0 | ; NDCEn pin $=0$, NDCLE $=1$, NDALE $=0$ |
| :---: | :---: | :---: | :---: |
| NDFDTR | $\leftarrow$ | $0 \times 10$ | ; Write Command(2nd'cycle of Page-Program) |
| NDFMCR0 | $\leftarrow$ | 0x0000_0410 | NDCEn pin $=0$, NDCLE $=0$, NDAL |

; ***** Wait till Page-Program End *****
; wait for the page program to end. Whether or not the program has ended can be checked by two
; methods: 1) write a read status command to read the status from the NDD7 to NDDO pins (polling) ; method), and 2 ) use a Ready interrupt by detection of NDRB pin rising edge. The following describes a ; case in which the second method is used.
;
NDFINTC $\quad \leftarrow$ 0x0000_0009 ; Clear/enable RDY interrupt
Have the INTC enable an NDFC interrupt. (Details are omitted.)
——— INTNDFC Interrupt Processing Program———
End processing
Return to the main program

```
(4) Page Read (4LC type)
__— Main Program ———
; ***** Initialize for NDFC *****
; condition: 8bit-bus, CE0, MLC, 512 Bytes/Page, Reed Solomon
\begin{tabular}{|c|c|c|c|}
\hline NDFMCR0 & \(\leftarrow\) & 0x0000_0010 & ; NDCEn pin \(=0\), ECC-disable \\
\hline NDFMCR1 & \(\leftarrow\) & 0x0000_0002 & ; ECC = Reed-Solomon \\
\hline NDFMCR2 & \(\leftarrow\) & 0x0000_3343 & \begin{tabular}{l}
; NEWEn L = 3clks, H = 3clks, \\
; NDWEn L = 4clks, \(\mathrm{H}=3 \mathrm{clks}\)
\end{tabular} \\
\hline NDFINTC & \(\leftarrow\) & 0x0000_0000 & ; ALL Interrupt Disable \\
\hline
\end{tabular}
; ***** Setting Command, Address to NAND-Flash *****
;
\begin{tabular}{lll} 
NDFMCRO & \(\leftarrow 0 \times 0000 \_00 b 0\) & ; NDCEn pin \(=0\), NDCLE \(=1\), NDALE \(=0\) \\
NDFDTR & \(\leftarrow 0 x 00\) & ; Write Command \(\left(1^{\text {ste }}\right.\) cycle of Page-Read \()\)
\end{tabular}
; ***** Reading 512Byte Valid data *****
Have the DMAC and INTC support the Autoload function of 512-byte read data. (Details are omitted.)
                                    (Including INTTC interrupt enable)
NDFMCR1 }\leftarrow0000000_0102 ; <SELALS> = 0, Start Auto-Load
NDFMCR0 ; NDCEn pin = 0, NDCLE = 0, NDALE = 1
NDFDTR < 0x?? ; Write Address (n-times)
NDFMCR0 < 0x0000_00b0 ; NDCEn pin = 0, NDCLE = 1, NDALE = 0
NDFDTR ; 0x030 ; Read Command(2nd`cycle of Page-Read)
NDFMCR0 & 0x0000_0015 ; NDCEn pin = 0, NDCLE = 0, NDALE = 0
    ; ECC Enable and Reset, <RSECGW> = 0
——— INTTC Interrupt Processing Program ———
    NDFMCRO ; 0x0000_0114 ; ECC-Enable, <RSECGW>=1
    Return to the main program
——— Main Program -_—
    ; ***** Reading Dummy data & ECC from NAND-Flash *****
    ;
    NDFDTR 位 Read Read ECC (1 byte x 10 times)
    ; ***** Calculation Error Address and Data *****
;
NDFINTC \(\leftarrow 0 \times 0000 \_0090 \quad\); Clear/enable R/S calculation end interrupt
Have the INTC enable an NDFC interrupt. (Details are omitted.)
NDFMCR0 \(\leftarrow\) 0x0000_0310 Disable ECC, <RSECGW> = 1, <RSESTA> = 1
```

$\qquad$

``` INTNDFC Interrupt Processing Program
NDFMCR1 \(\quad \rightarrow \quad\) Read and check \(\quad\) Check the <STATE> and <SERR> flags.
Software processing
If any error is found, the error processing routine is executed to correct the error data. For details, see Section 3.11.4.2 "Error Correction Methods".
Return to the main program
```


### 3.11.7 Example of Connection with the NAND-Flash



Note 1: The pull-up resistor value for the NDRB pin must be set appropriately according to the NAND Flash memory to be used and the capacity of the board (typical: $2 \mathrm{k} \Omega$ ).
Note 2: The WPn (Write Protect) pin of the NAND Flash is not supported. When this function is needed, prepare it on an external circuit.

Figure 3.11.2 Example of Connection with the NAND-Flash

### 3.12 16-Bit Timers/PWM

### 3.12.1 General Description of Functions

The TMPA 900 CM contains six channels of 16 -bit timers. They operate in the following two modes:

1) Free-running mode
2) Periodic timer mode

PWM function support
The circuit consists of three blocks, each associated with two channels. Of the three blocks, Block 1 and Block 2 support PWM (Pulse Width Modulation) output.

|  | Block 1 |  | Block 2 |  | Block 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Timer0 | Timer1 | Timer2 | Timer3 | Timer4 | Timer5 |
| Free-Running | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Peridiodic timer | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | 0 | N/A | 0 | N/A | N/A |  |
| PWM | $\begin{gathered} \hline \text { PWMOOUT } \\ (\mathrm{PC} 3) \end{gathered}$ | $\times$ | $\begin{gathered} \hline \text { PWM2OUT } \\ (\mathrm{PC} 4) \end{gathered}$ | $\times$ | $\times$ | $\times$ |
| Interrupt source signal | INTS[2] |  | InTS[3] |  | INTS[4] |  |

Since all blocks are of the same specifications (except for the PWM function and Interrupt source) only the circuit of Block 1 is described here.

### 3.12.2 Block Diagrams

Each timer block, containing two channels of timer circuits, is comprised of two programmable 16 -bit free-running decrement counters. The TIMCLK input is used for counter operation. This clock can be selected from the internal system clock divided by two ( $\mathrm{f}_{\mathrm{PCLL}} / 2$ ) and fs ( 32.768 kHz ).
Figure 3.12 .1 shows a diagram of the timer block (Timer 0 and Timer 1).


Figure 3.12.1 Timer Block Diagram (Timer 0 and Timer 1)

The timer clock (TIMCLK) is generated by a prescale unit.
T0: feclk/2
T16: $\mathrm{f}_{\mathrm{PCLK}} / 2$ divided by 16 , generated by a 4 -bit prescaler.
T256: $\mathrm{f}_{\mathrm{PCLK}} / 2$ divided by 256 , generated by an 8 -bit prescaler.

### 3.12.3 Operation Descriptions

The following descriptions are based on setting examples for Timer 0 . The timers of other channels operate identically to Timer 0 .

1) Free-running mode

When the timer starts counting, the counter value decrements from the initially set value. When the counter value reaches 0 , an interrupt is generated.

For the One-shot-operation (Timer0Control<TIM0OSCTL> = 1), the interurupt is generated once.
Upon reaching 0 , the counter is reloaded with the maximum value and continues decrementing if Wrapping-operation is enabled (Timer0Control<TIM0OSCTL> $=0$ ). The maximum value is $0 \times 000000 \mathrm{FF}$ for the 8 -bit counter and $0 \times 0000 \mathrm{FFFF}$ for the 16 -bit counter.

The following shows an example where the 8 -bit timer couter and timer value is set to $0 x 0000003 \mathrm{~F}$.
(1) One-shot-operation

(2) Wrapping-operation


The following shows an example where the timer value is set to 0 x 0000001 F .


Example of settings for free-running mode (Wrapping-Operation)

| $\qquad$ | MSB LSB |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [31:8] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| TimerOControl | 0x000000 | 0 | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | [7]: Stops Timer 0. |
| TimerOLoad | 0x000000 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | [15:0]: Timer 0 period $=0 \times 0000001 \mathrm{~F}$ |
| Timer0Control | 0x000000 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | [7]: Enables Timer 0 (Starts counting). <br> [6]: Selects free-running mode. <br> [5]: Enables timer interrupts. <br> [3:2]: Selects input clock TO. <br> [1]: Selects 8-bit counter. <br> [0]: Selects Wrapping-operation. |

$\times$ : Don' t care
2) Periodic timer mode

When the timer starts counting, the counter value decrements from the initially set value. When the counter value reaches 0 , an interrupt is generated.

If setting to the One-shot-operation (Timer0Control<TIM0OSCTL> = 1), the interurupt is generated once.
Upon reaching 0 , the counter is reloaded with the initially set value and continues decrementing if Wrapping-operation is enabled (Timer0Control<TIM0OSCTL> $=0$ ). Therefore, interrupts are generated at fixed intervals.

The following shows an example where the 8 -bit counter and timer value is set to 0x0000003F.
(1) One-shot-operation

(2) Wrapping-operation

Timer counter value


INTS [2]


The following shows an example where the timer value is set to 0x0000001F.


Example of settings for periodic timer mode (Wrapping-Operation)

| Bits | MSB LSB |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register | [31:8] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| TimerOControl | 0x000000 | 0 | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | [7]: Stops Timer 0. |
| TimerOLoad | 0x000000 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | [15:0]: Timer 0 period $=0 \times 0000001 \mathrm{~F}$ |
| TimerOControl | 0x000000 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | [7]: Enables Timer 0 (Starts counting). <br> [6]: Selects periodic timer mode. <br> [5]: Enables timer interrupts. <br> [3:2]: Selects input clock TO. <br> [1]: Selects 16-bit counter. <br> [0]: Selects Wrapping-operation. |

$\times$ : Don' t care

- One-shot operation

When One-shot operation is selected, a new value must be set in the Timer0Load register before the timer can be restarted. If Timer0Control<TIM0EN> is set to 1 without setting a new value in the Timer0Load register, the timer cannot be restarted.


Example of settings for Free-Running mode (One-shot operation)

| Bits | MSB LSB |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register | [31:8] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| TimerOControl | 0x000000 | 0 | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | [7]: Stops Timer 0. |
| TimerOLoad | 0x000000 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | [15:0]: Timer 0 period = 0x0000001F |
| TimerOControl | 0x000000 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | [7]: Enables Timer 0 (Starts counting). <br> [6]: Selects Free-running mode. <br> [5]: Enable timer interrupts. <br> [3:2]: Selects input clock T0. <br> [1]: Selects 8-bit counter. <br> [0]: Selects one-shot operation. |
| TimerOIntClr | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | [32:0]: Writing any value clears the interrupt. |

$\times$ : Don' t care

- PWM function support

Block 1 and Block 2 are provided with two channels of the 16-bit PWM function. The two channels of PWM output are output on the PWM0OUT (PC3) and PWM2OUT (PC4) pins.

The PWM0OUT output is inverted when the value of the decrement counter matches the value set in the Timer0Compare1 register or when the counter value set in Timer0Mode<PWM Period> decrements to 0 .
The Timer0Compare1 register can be set in a range of duty $0 \%$ to $100 \%$. When the decrement counter value reaches 0 , the counter resumes counting down from " $2^{\mathrm{n}}-2$ ".

The two channels have the same specifications and the above explanation also applies to Timer 2.

Note: When using PWM function, be sure to select "periodic timer mode", "16-bit counter" and "wrapping operation" in the control register.

Example: Outputting the following PWM waveform on the PWM0OUT pin by using Timer 0 with $\mathrm{f}_{\text {PCLK }}=100 \mathrm{MHz}$ and TIMCLK $=50 \mathrm{MHz}$

(1) To realize the PWM period of $5.1 \mu \mathrm{~s}$ with $\mathrm{T} 0=0.02 \mu \mathrm{~s}$ :

$$
5.1 \mu \mathrm{~s} \div 0.02 \mu \mathrm{~s}=255=2^{\mathrm{n}}-1
$$

Therefore, $n=8$.
(2) Since the Low level period is $4.0 \mu \mathrm{~s}$, the value to be set in Timer0Compare 1 is calculated as follows with $\mathrm{T} 0=0.02 \mu \mathrm{~s}$ :

$$
(5.1 \mu \mathrm{~s}-4.0 \mu \mathrm{~s}) / 0.02 \mu \mathrm{~s}=55=0 \mathrm{x} 37
$$

|  | MSB LSB |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [31:8] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| TimerOControl | 0x000000 | 0 | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | [7]: Stops Timer 0. |
| TimerOMode | 0x000000 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | [6], [5:4]: Selects PWM mode <br> Sets PWM period to $2^{8}-1$. |
| Timer0Compare1 | 0x000000 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | [7:0]: Sets the compare value 0x37. |
| TimerOCmpEn | 0x000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | [0]: Enables compare. |
| TimerOControl | 0x000000 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | [7]: Enables Timer 0 (Starts counting). <br> [6]: Selects periodic timer mode. <br> [5]: Enables timer interrupts. <br> [3:2]: Selects input clock TO. <br> [1]: Selects16-bit counter without exception. <br> [0]: Selects wrapping operation. |

The following describes PWM minimum resolutions and duty.

Table 3.12.1 PWM Minimum Resolutions (TIMCLK $=50 \mathrm{MHz}$ )

| Prescaler | $2^{8}-1$ | $2^{9}-1$ | $2^{10}-1$ | $2^{16}-1$ |
| :---: | :---: | :---: | :---: | :---: |
| T 0 | $5.1 \mu \mathrm{~s}$ | $10.22 \mu \mathrm{~s}$ | $20.46 \mu \mathrm{~s}$ | 1.31 ms |
| T 16 | $81.6 \mu \mathrm{~s}$ | $163.52 \mu \mathrm{~s}$ | $327.36 \mu \mathrm{~s}$ | 20.97 ms |
| T 256 | 1.305 ms | 2.62 ms | 5.24 ms | 335.54 ms |



Table 3.12.2 PWM output waveform

Example: Duty settings when the PWM counter period is $2^{8-1}$ ( 255 counts)
The initial value of PWM output is always Low output. Duty 0\% is always Low output, and duty $100 \%$ is always High output.

$$
\begin{aligned}
& \text { Timer0Compare } 1=0 \times 00: \text { Duty }=0 / 255 \times 100=0 \% \\
& \text { Timer0Compare1 }=0 \times 01: \text { Duty }=1 / 255 \times 100=0.39 \%
\end{aligned}
$$

$$
\text { Timer0Compare1 }=0 x F E: \text { Duty }=254 / 255 \times 100=99.6 \%
$$

Timer0Compare1 $=0 x F F:$ Duty $=255 / 255 \times 100=100 \%$

- When the PWM period is $2^{\mathrm{n}}-1$, setting $2^{\mathrm{n}}-1$ to Timer0Compare 1 sets the flip-flop for PWM output to High . To start PWM output by modifying only the PWM period from this state, PWM mode must be disabled once to modify the setting.
- The following requirements must be met when PWM mode is used.
$0 \leq\left(\right.$ Setting value of TimerxCompare1) $\leq 2^{\mathrm{n}}-1$


### 3.12.4 Register Descriptions

The following lists the SFRs.

Table 3.12.2 SFR (1/3)
Base address $=0 \times 5004 \_0000$

| Register <br> Name | Address (base +) | Description |
| :---: | :---: | :---: |
| TimeroLoad | 0x0000 | Timero Load value |
| Timerovalue | 0x0004 | The current value for Timer0 |
| TimeroControl | 0x0008 | Timero control register |
| Timerointclr | 0x000C | Timer0 interrupt clear |
| TimeroRIS | 0x0010 | Timer0 raw interrupt status |
| Timeromis | 0x0014 | Timer0 masked interrupt status |
| TimerOBGLoad | 0x0018 | Background load value for Timero |
| TimerOMode | 0x001C | Timer0 mode register |
| - | 0x0020 | Reserved |
| - | 0x0040 | Reserved |
| - | 0x0060 | Reserved |
| - | Ox0064 | Reserved |
| - | 0x0068 | Reserved |
| TimeroCompare1 | Ox00A0 | Timero Compare value |
| TimeroCmplntClı1 | 0x00c0 | Timero Compare Interrupt clear |
| TimeroCmpEn | 0x00E0 | Timero Compare Enable |
| TimeroCmpRIS | 0x00E4 | Timero Compare raw interrupt status |
| TimerOCmpMIS | 0x00E8 | Timero Compare masked int status |
| TimerOBGCmp | 0x00EC | Background compare value for TimerO |
| - | 0x00F0 | Reserved |
| Timer1Load | 0x0100 | Timer1 Load value |
| Timer1Value | 0x0104 | The current value for Timer1 |
| Timer1Control | 0x0108 | Timer1 control register |
| Timer111ntClr | 0x010C | Timer1 interrupt clear |
| Timer1RIS | 0x0110 | Timer1 raw interrupt status |
| Timer1MIS | 0x0114 | Timer1 masked interrupt status |
| Timer1BGLoad | 0x0118 | Background load value for Timer1 |
| - | Ox0120 | Reserved |
| - | 0x0140 | Reserved |
| - | 0x0160 | Reserved |
| - | 0x0164 | Reserved |
| - | 0x0168 | Reserved |
| - | 0x01A0 | Reserved |
| - | 0x01C0 | Reserved |
| - | 0x01E0 | Reserved |
| - | 0x01E4 | Reserved |
| - | 0x01E8 | Reserved |

Table 3.12.3 SFR (2/3)
Base address = 0xF004_1000

| Register <br> Name | Address (base +) | Description |
| :---: | :---: | :---: |
| Timer2Load | 0x0000 | Timer2 Load value |
| Timer2Value | 0x0004 | The current value for Timer2 |
| Timer2Control | 0x0008 | Timer2 control register |
| Timer2IntClr | 0x000C | Timer2 interrupt clear |
| Timer2RIS | 0x0010 | Timer2 raw interrupt status |
| Timer2MIS | 0x0014 | Timer2 masked interrupt status |
| Timer2BGLoad | $0 \times 0018$ | Background load value for Timer2 |
| Timer2Mode | 0x001C | Timer2 mode register |
| - | 0x0020 | Reserved |
| - | 0x0040 | Reserved |
| - | 0x0060 | Reserved |
| - | 0x0064 | Reserved |
| - | 0x0068 | Reserved |
| Timer2Compare1 | 0x00A0 | Timer2 Compare value |
| Timer2CmpIntClr1 | 0x00C0 | Timer2 Compare Interrupt clear |
| Timer2CmpEn | 0x00E0 | Timer2 Compare Enable |
| Timer2CmpRIS | 0x00E4 | Timer2 Compare raw interrupt status |
| Timer2CmpMIS | 0x00E8 | Timer2 Compare masked int status |
| Timer2BGCmp | 0x00EC | Background compare value for Timer2 |
| : | : | : |
| Timer3Load | 0x0100 | Timer3 Load value |
| Timer3Value | 0x0104 | The current value for Timer3 |
| Timer3Control | $0 \times 0108$ | Timer3 control register |
| Timer3IntClr | 0x010C | Timer3 interrupt clear |
| Timer3RIS | $0 \times 0110$ | Timer3 raw interrupt status |
| Timer3MIS | $0 \times 0114$ | Timer3 masked interrupt status |
| Timer3BGLoad | $0 \times 0118$ | Background load value for Timer3 |
| - | $0 \times 0120$ | Reserved |
| - | 0x0140 | Reserved |
| - | 0x0160 | Reserved |
| - | 0x0164 | Reserved |
| - | $0 \times 0168$ | Reserved |
| - | 0x01A0 | Reserved |
| - | 0x01C0 | Reserved |
| - | 0x01E0 | Reserved |
| - | 0x01E4 | Reserved |
| - | 0x01E8 | Reserved |

Table 3.12.4 SFR (3/3)
Base address $=0 \times F 004 \_2000$

| Register <br> Name | Address (base +) | Description |
| :---: | :---: | :---: |
| Timer4Load | $0 \times 0000$ | Timer4 Load value |
| Timer4Value | 0x0004 | The current value for Timer4 |
| Timer4Control | 0x0008 | Timer4 control register |
| Timer4IntClr | 0x000C | Timer4 interrupt clear |
| Timer4RIS | 0x0010 | Timer4 raw interrupt status |
| Timer4MIS | 0x0014 | Timer4 masked interrupt status |
| Timer4BGLoad | $0 \times 0018$ | Background load value for Timer4 |
| - | 0x001C | Reserved |
| - | 0x0020 | Reserved |
| - | 0x0040 | Reserved |
| - | 0x0060 | Reserved |
| - | 0x0064 | Reserved |
| - | 0x0068 | Reserved |
| - | 0x00A0 | Reserved |
| - | 0x00C0 | Reserved |
| - | 0x00E0 | Reserved |
| - | 0x00E4 | Reserved |
| - | 0x00E8 | Reserved |
| - | 0x00EC | Reserved |
| : | : | : |
| Timer5Load | 0x0100 | Timer5 Load value |
| Timer5Value | $0 \times 0104$ | The current value for Timer5 |
| Timer5Control | $0 \times 0108$ | Timer5 control register |
| Timer5IntClr | 0x010C | Timer5 interrupt clear |
| Timer5RIS | $0 \times 0110$ | Timer5 raw interrupt status |
| Timer5MIS | $0 \times 0114$ | Timer5 masked interrupt status |
| Timer5BGLoad | $0 \times 0118$ | Background load value for Timer5 |
| - | 0x0120 | Reserved |
| - | $0 \times 0140$ | Reserved |
| - | $0 \times 0160$ | Reserved |
| - | 0x0164 | Reserved |
| - | $0 \times 0168$ | Reserved |
| - | 0x01A0 | Reserved |
| - | 0x01C0 | Reserved |
| - | 0x01E0 | Reserved |
| - | 0x01E4 | Reserved |
| - | 0x01E8 | Reserved |

1. TimerOLoad Register

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 004 \_0000\right)+(0 x 0000)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[15: 0]$ | TIM0SD[15:0] | R/W | $0 \times 0000$ | Set the interval value of Timer 0. |

[Description]
a. <TIMxSD[15:0]>

This register is used to set the timer period.
The counter is a decrement counter and the counter value can be set in a range of $0 \mathrm{x} 0001-0 \mathrm{xFFFF}$. (The value to be set here should be the desired counter value decremented by one. Setting $0 \times 0000$ is prohibited).

When the 8 -bit counter is used, the upper 8 bits are ignored.
When the counter runs in periodic timer mode and Wrapping-operation is enabled, the value set in this register is reloaded into the counter when the counter value reaches 0x0000.

The value written in this register is immediately reflected in the counter.
To renew the counter value when the counter value reaches $0 \times 0000$, the Timer0BGLoad register described later can be used.

- TimerxLoad (Timer $x$ Load value register) ( $x=0$ to 5 )

The structure and description of these registers are same as Timer0Load.
Please refer to the description of Timer0Load.
For the name and address of these registers, please refer to Table 3.12.2.
2. TimerOValue Register

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 004 \_0000\right)+0 \times 0004$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read undefined. |
| $[15: 0]$ | TIMOCD[15:0] | RO | $0 \times 00$ | Current counter value of Timer 0 |

[Description]
a. <TIMxCD[15:0]>

This register is used to read the current timer value.
It indicates the current value of the decrement counter.

- TimerxValue (Timerx value register) ( $\mathrm{x}=0$ to 5 )

The structure and description of these registers are same as Timer0Value.
Please refer to the description of Timer0Value.
For the name and address of these registers, please refer to Table 3.12.2.
3. TimerOControl Register

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |
| [7] | timoen | R/W | Oy0 | Timer 0 enable bit 0y0: Disable 0y1: Enable |
| [6] | TIMOMOD | R/W | Oy0 | Timer 0 mode setting Oy0: Free-running mode 0y1: Periodic timer mode |
| [5] | TIMOINTE | R/W | Oy0 | Timer 0 interrupt control Oy0: Disable inerrupts 0y1: Enable interrupts |
| [4] | - | - | Undefined | Read undefined. Write as zero. |
| [3:2] | TIMOPRS | R/W | Oy00 | Timer 0 prescaler setting Oy00: No division <br> 0y01: Divide by 16 <br> 0y10: Divide by 256 <br> 0y11: Setting prohibited |
| [1] | TIMOSIZE | R/W | Oy0 | 8-bit/16-bit counter select for Timer 0 0y0: 8-bit counter Oy1: 16-bit counter |
| [0] | TIMOOSCTL | R/W | Oy0 | One-shot/Wrapping operation select for Timer 0 0yO: Wrapping operation 0y1: One-shot operation |

[Description]
a. <TIMxEN>

This bit is used to enable or disable timer operation.
0y0: Disable
0y1: Enable
Re-enabling timer operation after the timer is stopped in the middle of counting
If the timer is stopped in the middle of counting, the timer retains the count value and resumes decrementing from this value when re-enabled. However, if a new value is set in the TimerxLoad register before timer operation is re-enabled, the timer starts decrementing from the value set in the TimerxLoad register.
b. <TIMxMOD>

This bit is used to switch timer operation modes.
c. <TIMxINTE>

This bit is used to control masking of timer interrupts.
d. <TIMxPRS>

This bit is used to set the prescale value for dividing the timer source clock.
e. <TIMxSIZE>

This bit is used to select the 8 -bit or 16 -bit counter.
f. <TIMxOSCTL>

This bit is used to select one-shot or wrapping operation.

- TimerxControl (Timerx Control register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0Control.
Please refer to the description of Timer0Control.
For the name and address of these registers, please refer to Table 3.12.2.
4. TimerOIntClr Register

| Address $=\left(0 x F 004 \_0000\right)+(0 \times 000 \mathrm{C})$ |  |  |  |  |  |  |  |
| :--- | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |  |  |  |
| $[31: 0]$ | TIMOINTCLR | WO | Undefined | Timer 0 interrupt clear |  |  |  |

[Description]
a. <TIMxINTCLR>

This register is used to clear timer interrupts.
Writing any value in this register causes the corresponding interrupt to be cleared. (The bus widths of 8,16 and 32 bits are supported.)

- TimerxIntClr (Timerx Interrupt Clear register) $(x=0$ to 5)

The structure and description of these registers are same as Timer0IntClr.
Please refer to the description of Timer0IntClr.
For the name and address of these registers, please refer to Table 3.12.2.
5. TimerORIS Register

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:1] | - | - | Undefined | Read undefined. |
| [0] | TIMORIF | RO | OyO | Timer 0 interrupt flag OyO: No interrupt 0y1: Interrupt requested |

[Description]
a. <TIMxRIF>

This register indicates the interrupt status of the internal counter, regardless of the interrupt enabled/disabled status specified in IMxCR<TIMxINTE>.

- TimerxRIS (Timerx Interrupt Raw Flag register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0RIS.
Please refer to the description of Timer0RIS.
For the name and address of these registers, please refer to Table 3.12.2.
6. TimerOMIS Register

| Bit |  |  |  |  |  |  | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 004 \_0000\right)+(0 x 0014)$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $[31: 1]$ | - | - | Undefined | Read undefined. |  |  |  |  |  |  |
| $[0]$ | TIMOMIF | RO | Oy0 | Timer 0 interrupt flag <br> 0y0: No interrupt <br> Oy1: Interrupt requested |  |  |  |  |  |  |

[Description]
a. <TIMxMIF>

This register indicates the masked interrupt status, reflecting the interrupt enabled/disabled status specified in TIMxCR<TIMxINTE>.
(This register is always 0 when TIMxCR<TIMxINTE> $=0$.)

- TimerxMIS (Timerx Interrupt Masked Flag register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0MIS.
Please refer to the description of Timer0MIS.
For the name and address of these registers, please refer to Table 3.12.2.
7. TimerOBGLoad Register

Address $=\left(0 x F 004 \_0000\right)+(0 x 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 004 \_0000\right)+(0 \times 0018)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[15: 0]$ | TIMOBSD[15:0] | R/W | $0 \times 00$ | Set the interval value of the background <br> counter for Timer 0. |

[Description]
a. <TIMxBSD[15:0]>

This register is used to set the value of the background counter for the TimerxLoad register.

When the counter runs in periodic timer mode and Wrapping-operation is enabled, this register is used to reload the counter value.

Unlike a write to the TimerxLoad register, a write to the TimerxBGLoad register is not immediately reflected in the counter. The counter is reloaded with the new value when it reaches $0 \times 0000$.

- TimerxBGLoad (Timer x Back Ground Counter Data register) ( $\mathrm{x}=0$ to 5 )

The structure and description of these registers are same as Timer0BGLoad.
Please refer to the description of Timer0BGLoad.
For the name and address of these registers, please refer to Table 3.12.2.
8. TimerOMode Register

Address = (0xF004_0000) + (0x001C)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 7]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[6]$ | PWM Mode | R/W | Oy0 | PWM mode select: <br> Oy0: PWM disabled <br> Oy1: PWM enabled |
| $[5: 4]$ | PWM Period | R/W | Oy00 | PWM mode period select: <br> 0y00: $2^{8}-1$ <br> Oy01: $2^{9}-1$ <br> Oy10: $2^{10}-1$ <br> Oy11: $2^{16}-1$ |
| $[3: 0]$ | - |  |  | Undefined |
| Read undefined. Write as zero. |  |  |  |  |

[Description]
a. <PWM Mode>

This register is used to enable or disable PWM mode.
b. <PWM Period>

This register is used to specify the PWM mode period.

- TimerxMode (Timerx mode register) $(x=0,2)$

The structure and description of these registers are same as Timer0Mode.
Please refer to the description of Timer0Mode.
For the name and address of these registers, please refer to Table 3.12.2.
9. Timer0Compare1 Register

Address $=\left(0 x F 004 \_0000\right)+(0 x 00 A 0)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[15: 0]$ | TIMOCPD | R/W | 0x00 | Set the value to be compared with the counter <br> value of Timer 0: <br> 0x0001-0xFFFF |

[Description]
a. <TIMxCPD>

- TimerxCompare1 (Timer x Compare Value register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0Compare1.
Please refer to the description of Timer0Compare1.
For the name and address of these registers, please refer to Table 3.12.2.
10. Timer0CmpIntCIr1 Register

| Address $=\left(0 x F 004 \_0000\right)+(0 \times 00 \mathrm{CO})$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| $[31: 0]$ | TIMOCMINTCLR | WO | Undefined | Timer 0 compare interrupt clear |

[Description]
a. <TIMxCMINTCLR>

This register is used to clear timer compare interrupts.
Writing any value in this register causes the corresponding interrupt to be cleared. (The bus widths of 8,16 and 32 bits are supported.)

- TimerxCmpIntClr1 (Timer x Compare Interrupt Clear register) $(\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0CmpIntClr.
Please refer to the description of Timer0 CmpIntClr.
For the name and address of these registers, please refer to Table 3.12.2.

## 11. TimerOCmpEn Register

Address $=\left(0 x F 004 \_0000\right)+(0 x 00 E 0)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[0]$ | TIMOCPE | R/W | Oy0 | Timer 0 compare operation enable <br> Oy0: Disable <br> Oy1: Enable |

[Description]
a. <TIMxCPE>

This register is used to enable compare operation of the timer.
It is also used to mask interrupts.

- TimerxCmpEn (Timer x Compare Enable register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0CmpEn.
Please refer to the description of Timer0CmpEn.
For the name and address of these registers, please refer to Table 3.12.2.
12. Timer0CmpRIS Register

Address $=\left(0 x F 004 \_0000\right)+(0 x 00 E 4)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read undefined. |
| $[0]$ | TIMOCRIF | RO | Oy0 | Timer 0 compare raw interrupt status <br> Oy0: No interrupt <br> Oy1: Interrupt requested |

[Description]
a. <TIMxCRIF>

This register indicates the status of the raw compare interrupt, regardless of the interrupt enabled/disabled status specified in TIMxCPMIS.

- TimerxCmpRIS (Timer x Compare raw interrupt status register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0CmpRIS.
Please refer to the description of Timer0CmpRIS.
For the name and address of these registers, please refer to Table 3.12.2.
13. Timer0CmpMIS Register

Address $=\left(0 x F 004 \_0000\right)+(0 x 00 E 8)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[0]$ | TIMOCMIF | RO | Oy0 | Timer 0 compare interrupt flag <br> Oy0: No interrupt <br> Oy1: Interrupt requested |

[Description]
a. <TIMxCMIF>

This register indicates the status of the masked compare interrupt.

- TimerxCmpMIS (Timerx Compare Masked interrupt status register) ( $\mathrm{x}=0$ to 5)

The structure and description of these registers are same as Timer0CmpMIS.
Please refer to the description of Timer0CmpMIS.
For the name and address of these registers, please refer to Table 3.12.2.
14. TimerOBGCmp Register

Address $=\left(0 x F 004 \_0000\right)+(0 x 00 E C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read undefined. Write as zero. |
| [15:0] | TIMOBGCPD | R/W | 0x0000 | Set the background value to be compared with the counter value of Timer 0 : $0 \times 0001-0 x F F F F$ |

When the compare value to be reloaded is written in the TimerxBGCmp register while the timer is running in periodic timer mode, the timer continues counting until the counter value reaches 0 . Then, the value set in the TimerxBGCmp register is shifted to the TimerxCompare 1 register.

The following requirements must be met when PWM mode is used.
$0 \leq($ Setting value of TIMxBGCPD $) \leq 2^{\mathrm{n}}-1$

- TimerxBGCmp (Timer x Back Ground Compare register) $(x=0,2,4)$

The structure and description of these registers are same as Timer0BGCmp.
Please refer to the description of Timer0BGCmp.
For the name and address of these registers, please refer to Table 3.12.2.

### 3.13 UART

This LSI contains three UART channels. The feature of each channel is shown below.

|  | Channel 0 | Channel 1 | Channel 2 |
| :---: | :---: | :---: | :---: |
| Transmit FIFO | 8-bit width / 16 location deep |  |  |
| Receive FIFO | 12-bit width /16location deep |  |  |
| Transmit/Receive data format | DATA bits : $5,6,7,8$ bits can be selected PARITY: use / no use STOP bit:1bit / 2bits |  |  |
| FIFO ON/OFF | ON (FIFO mode)/ OFF (characters mode) |  |  |
| Interrupt | (1) Combined interrupt factors are output to interrupt controller. <br> (2) The permission of each interrupt factor is programmable. |  |  |
| baud rate generator | Generates a common transmit and receive internal clock from the UART internal reference clock input. <br> Supports baud rates of up to 6.15 Mbps at $\mathrm{f}_{\mathrm{PCLK}}=100 \mathrm{MHz}$. |  |  |
| DMA | support | Not support | support |
| IrDA 1.0 Function | (1) Max data rate: <br> 115.2kbps(half-duplex) <br> (2) support low power mode | Not support | N/A |
| Control pins | UORXD <br> UOTXD <br> UOCTSn <br> UOCTSn (Clear To Send) <br> UODCDn (Data Carrier Detect) <br> UODSRn (Data Set Ready) <br> UORIn (Ring Indicator) <br> UORTSn(Request To Send) <br> UODTRn (Data Terminal Ready) | U1RXD <br> U1TXD <br> U1CTSn | $\begin{aligned} & \text { U2RXD } \\ & \text { U2TXD } \end{aligned}$ |
| Hardware flow control | RTS support CTS support | CTS support | N/A |

(1) UART transmit/receive data format

| Transmit/receive data format |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| START | DATA | PARITY | STOP |  |
|  | (LSB | $\rightarrow$ | MSB) |  |

(2) Receive FIFO data format


### 3.13.1 Block Diagrams



Figure 3.13.1 UART Channel 0 Block Diagram


Figure 3.13.2 UART Channel 1 Block Diagram


Figure 3.13.3 UART Channel 2 Block Diagram

### 3.13.1.1 Operation Description

(1) Baud rate generator

The baud rate generator contains the internal Baud16 clock circuit which controls the timing of UART transmit and receive, and the internal IrLPBaud16 circuit which generates the pulse width of the IrDA encoded transmit bit stream when in low-power mode.
(2) Transmit FIFO

The transmit FIFO is an 8-bit wide, 16-location deep, FIFO memory buffer. CPU data written across the APB interface is stored in the FIFO until it is read out by the transmit logic. You can disable the transmit FIFO to act like a one-byte holding register.
(3) Receive FIFO

The receive FIFO is a 12 -bit wide, 16 locations deep, FIFO memory buffer. Received data and corresponding error bits are stored in the receive FIFO by the receive logic until they are read out by the CPU across the APB interface. The receive FIFO can be disabled to act like a one-byte holding register.
(4) Transmit logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. Control logic outputs the serial bit stream beginning with a start bit, data bits with the Least Significant Bit (LSB) first, followed by the parity bit, and then the stop bits according to the programmed configuration in control registers.
(5) Receive logic

The receive logic performs serial-to-parallel conversion on the received bit stream after a start bit has been detected. Error check for overrun, parity and frame and line break detection are also performed. Their error bit data is written to the receive FIFO.
(6) Interrupt generation logic

UART outputs a maskable combined interrupt for every interrupt sources.
(7) Interrupt timing

| Interrupt type | Interrupt timing |
| :--- | :--- |
| Overrun error | After receiving the stop bit of Overflow data |
| Break error | After receiving STOP bit |
| Parity error | After receiving parity data |
| Frame error | After receiving frame over bit |
| Receive timeout error | After 511 clocks (Baud16) from Receive FIFO data storage. |
| Transmit interrupt | After transmitting the last data (MSB data). |
| Receive interrupt | After receiving STOP bit |

Note:The number of STOP bit can be selected as 1 bit or 2 bits by setting UARTxLCR_H<STP2>. The term STOP bit here means the last STOP bit.
(8) UART interrupt block

1) UART0 interrupt block

2) UART1 interrupt block

3) UART2 interrupt block

(9) DMA interface

The UART0 and UART2 support DMA controller. (The UART1 does not support it)
(10) IrDA circuit description

The $\operatorname{IrDA}$ is comprised of:

- IrDA SIR transmit encoder
- IrDA SIR receive decoder

Note: The transmit encoder output (SIROUT) has the opposite polarity to the receive decoder input (SIRIN). Please refer to Figure 3.13.5.

Figure 3.13 .4 shows a block diagram of the IrDA circuit.


Figure 3.13.4 IrDA Circuit Block Diagram


Figure 3.13.5 IrDA Data Modulation
(11) Hardware flow control

The hardware flow control feature is fully selectable, and enables you to control the serial data flow by using the UxRTSn output and UxCTSn input signals.

Figure 3.13 .6 shows how the two devices can communicate with each other using hardware flow control.


Figure 3.13.6 Hardware Flow Control

## RTS flow control

The RTS flow control logic is linked to the programmable receive FIFO watermark levels. When RTS flow control is enabled, the UxRTSn is asserted until the receive FIFO is filled up to the watermark level.

When the amount of data stored in the receive FIFO exceeds watermark level, the UxRTSn signal is deasserted, indicating that there is no more room to receive.

The UxRTSn signal is reasserted when data has been read out of the receive FIFO and it is filled to less than the watermark level.

Even if RTS flow control is disabled, communication can be enabled.

## CTS flow control

If CTS flow control is enabled, then the transmitter checks the UxCTSn signal before transmitting. If the UxCTSn signal is asserted, it transmits the byte, otherwise transmission does not occur.

The data transmission continues while UxCTSn is asserted and the transmit FIFO is not empty. If the transmit FIFO is empty, no data is transmitted even when the UxCTSn signal is asserted.
If the UxCTSn signal is deasserted while CTS flow control is enabled, the current data transmission is completed before stopping.

Even if CTS flow control is disabled, communication can be enabled.

Table 3.13.1 Control Bits to Enable and Disable Hardware Flow Control

| UARTxCR |  | nUARTRTS | Description |  |
| :---: | :---: | :---: | :--- | :---: |
| CTSEn | RTSEn |  |  |  |
| 1 | 1 | $0^{\text {(Note) }}$ | Both RTS and CTS flow controls enabled |  |
| 1 | 0 | 1 | Only CTS flow control enabled |  |
| 0 | 1 | $0^{\text {(Note) }}$ | Only RTS flow control enabled |  |
| 0 | 0 | 1 | Both RTS and CTS flow controls disabled |  |

Note: During in the RTSEn=1(Enable), the nUARTRTS is set to 0(Enable) until the receive FIFO is filled up to the watermark level.

### 3.13.2 Register Descriptions

The following lists the SFRs.:
-UART0
Base address $=0 \times F 200 \_0000$

| Register <br> Name | Address (base +) | Description |
| :---: | :---: | :---: |
| UARTODR | 0x000 | UARTO Data register |
| UARTOSR/ UARTOECR | 0x004 | UART0 Receive status register/ UART0 error clear register |
| - | 0x008-0x014 | Reserved |
| UARTOFR | $0 \times 018$ | UART0 Flag register |
| - | 0x01C | Reserved |
| UARTOILPR | 0x020 | UART0 IrDA low-power counter register |
| UARTOIBRD | 0x024 | UART0 Integer baud rate register |
| UARTOFBRD | 0x028 | UARTO Fractional baud rate register |
| UARTOLCR_H | 0x02C | UARTO Line control register |
| UARTOCR | 0x030 | UARTO Control register |
| UARTOIFLS | 0x034 | UARTO Interrupt FIFO level select register |
| UARTOIMSC | 0x038 | UART0 Interrupt mask set/clear register |
| UARTORIS | 0x03C | UARTO Raw interrupt status register |
| UARTOMIS | 0x040 | UARTO Masked interrupt status register |
| UARTOICR | 0x044 | UARTO Interrupt clear register |
| UARTODMACR | 0x048 | UARTO DMA control register |
| - | 0x04C-0x07C | Reserved |
| - | 0x080-0x08C | Reserved |
| - | 0x090-0xFCC | Reserved |
| - | 0xFD0-0xFDC | Reserved |
| - | 0xFE0 | Reserved |
| - | 0xFE4 | Reserved |
| - | 0xFE8 | Reserved |
| - | 0xFEC | Reserved |
| - | 0xFFO | Reserved |
| - | 0xFF4 | Reserved |
| - | 0xFF8 | Reserved |
| - | 0xFFC | Reserved |

Note: You must disable the UART before any of the control registers are reprogrammed. When the UART is disabled in the middle of transmit or receive operation, it stops after the transmission of the current character is completed.
-UART1

|  |  | Base address $=0 \times F 200 \_1000$ |
| :---: | :---: | :---: |
| Register <br> Name | Address <br> (base +) | Description |
| UART1DR | 0x0000 | UART1 Data register |
| UART1SR/ UART1ECR | 0x0004 | UART1 Receive status register/ UART1 error clear register |
| - | 0x0008-0x0014 | Reserved |
| UART1FR | $0 \times 0018$ | UART1 Flag register |
| - | 0x001C | Reserved |
| - | 0x0020 | Reserved |
| UART1IBRD | $0 \times 0024$ | UART1 Integer baud rate register |
| UART1FBRD | $0 \times 0028$ | UART1 Fractional baud rate register |
| UART1LCR_H | 0x002C | UART1 Line control register |
| UART1CR | 0x0030 | UART1 Control register |
| UART1IFLS | 0x0034 | UART1 Interrupt FIFO level select register |
| UART1IMSC | 0x0038 | UART1 Interrupt mask set/clear register |
| UART1RIS | 0x003C | UART1 Raw interrupt status register |
| UART1MIS | 0x0040 | UART1 Masked interrupt status register |
| UART1ICR | 0x0044 | UART1 Interrupt clear register |
| - | 0x0048 | Reserved |
| - | 0x004C-0x007C | Reserved |
| - | 0x0080-0x008C | Reserved |
| - | 0x0090-0x0FCC | Reserved |
| - | 0x0FD0-0x0FDC | Reserved |
| - | 0x0FE0 | Reserved |
| - | 0x0FE4 | Reserved |
| - | 0x0FE8 | Reserved |
| - | 0x0FEC | Reserved |
| - | 0x0FF0 | Reserved |
| - | 0x0FF4 | Reserved |
| - | 0x0FF8 | Reserved |
| - | 0x0FFC | Reserved |

Note: You must disable the UART before any of the control registers are reprogrammed. When the UART is disabled in the middle of transmit or receive operation, it stops after the transmission of the current character is completed.
-UART2

|  |  | Base address = 0xF200_4000 |
| :---: | :---: | :---: |
| Register <br> Name | Address <br> (base+) | Description |
| UART2DR | 0x0000 | UART2 Data register |
| UART2SR/ UART2ECR | 0x0004 | UART2 Receive status register/ UART2 error clear register |
| - | 0x0008-0x0014 | Reserved |
| UART2FR | $0 \times 0018$ | UART2 Flag register |
| - | 0x001C | Reserved |
| - | $0 \times 0020$ | Reserved |
| UART2IBRD | 0x0024 | UART2 Integer baud rate register |
| UART2FBRD | $0 \times 0028$ | UART2 Fractional baud rate register |
| UART2LCR_H | 0x002C | UART2 Line control register |
| UART2CR | 0x0030 | UART2 Control register |
| UART2IFLS | 0x0034 | UART2 Interrupt FIFO level select register |
| UART2IMSC | 0x0038 | UART2 Interrupt mask set/clear register |
| UART2RIS | 0x003C | UART2 Raw interrupt status register |
| UART2MIS | 0x0040 | UART2 Masked interrupt status register |
| UART2ICR | 0x0044 | UART2 Interrupt clear register |
| UART2DMACR | 0x0048 | UARTO DMA control register |
| - | 0x004C-0x007C | Reserved |
| - | 0x0080-0x008C | Reserved |
| - | 0x0090-0x0FCC | Reserved |
| - | 0x0FD0-0x0FDC | Reserved |
| - | 0x0FE0 | Reserved |
| - | 0x0FE4 | Reserved |
| - | 0x0FE8 | Reserved |
| - | 0x0FEC | Reserved |
| - | 0x0FF0 | Reserved |
| - | 0x0FF4 | Reserved |
| - | 0x0FF8 | Reserved |
| - | 0x0FFC | Reserved |

Note: You must disable the UART before any of the control registers are reprogrammed. When the UART is disabled in the middle of transmit or receive operation, it stops after the transmission of the current character is completed.

## 1. UARTODR (UARTO Data Register)

| Address $=\left(0 x F 200 \_0000\right)+(0 \times 0000)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:12] | - | - | Undefined | Read as undefined. Write as zero. |
| [11] | OE | RO | Undefined | Overrun error <br> Read: OyO: There is an empty space in the FIFO. <br> 0y1: Overrun error flag <br> Write: Invalid |
| [10] | BE | RO | Undefined | Break error <br> Read : Oy0: No error detected 0y1: Error detected <br> Write: Invalid |
| [9] | PE | RO | Undefined | Parity error <br> Read : OyO: No error detected 0y1: Error detected <br> Write: Invalid |
| [8] | FE | RO | Undefined | Framing error <br> Read: OyO: No error detected <br> Oy1: Error detected <br> Write: Invalid |
| [7:0] | DATA | R/W | Undefined | Read: Receive data <br> Write: Transmit data |

2. UART1DR (UART1 Data Register)

| Address $=\left(0 x F 200 \_1000\right)+(0 x 0000)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:12] | - | - | Undefined | Read undefined. Write as zero. |
| [11] | OE | RO | Undefined | Overrun error <br> Read: $\quad 0 y 0$ : There is an empty space in the FIFO. <br> $0 y 1$ : Overrun error flag <br> Write: <br> Invalid |
| [10] | BE | RO | Undefined | Break error <br> Read: Oy0: No error detected Oy1: Error detected <br> Write: Invalid |
| [9] | PE | RO | Undefined | Parity error  <br> Read: Oy0: No error detected <br>  Oy1: Error detected <br> Write: Invalid |
| [8] | FE | RO | Undefined | Framing error  <br> Read: Oy0: No error detected <br>  Oy1: Error detected <br> Write: Invalid |
| [7:0] | DATA | R/W | Undefined | Read: Receive data <br> Write: Transmit data |

3. UART2DR (UART2 Data Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

## [Description]

a. <OE>

This bit is set to 1 if data is received and the receive FIFO is already full. In this case, the received data is not stored in the FIFO and is discarded.

The bit is cleared to 0 once an empty space is made in the FIFO and a new data can be written to it.
b. $<\mathrm{BE}>$

This bit is set to 1 if a break condition was detected, indicating that the receive data input (defined as start, data parity, and stop bits) was held Low for a period longer than a full-word transmission time.
c. $<\mathrm{PE}>$

When this bit is set to 1 , it indicates that the parity of the received data does not match the parity defined by bits 2 and 7 of the UARTxLCR_H register.
d. $<\mathrm{FE}>$

When this bit is set to 1 , it indicates that the received data did not have a valid stop bit (a valid stop bit is 1 ).
4. UARTOSR/UARTOECR (UART0 Receive status register/ UART0 error clear register)

UART0SR and UART0ECR are mapped to same address.
These functions differ in read and write operations.
Address = (0xF200_0000) + (0x0004)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | - | Read as undefined. |
| [3] | OE | RO | Oy0 | Overrun error: <br> OyO: There is an empty space in the FIFO. <br> 0y1: Overrun error flag |
| [2] | BE | RO | Oy0 | Break error OyO: No error detected 0y1: Error detected |
| [1] | PE | RO | OyO | Parity error <br> OyO: No error detected <br> 0y1: Error detected |
| [0] | FE | RO | Oy0 | Framing error OyO: No error detected 0y1: Error detected |

Address $=\left(0 \times F 200 \_1000\right)+(0 \times 0004)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | - | WO | - | A write to this register clears framing, parity, <br> break, and overrun errors. The data value has <br> no significance. The address of this register is <br> the same as that of the UARTOSR register. |

5. UART1SR/ UART1ECR (UART1 Receive status register/ UART1 error clear register)

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | - | Read as undefined. |
| [3] | OE | RO | Oy0 | Overrun error: <br> OyO: There is an empty space in the FIFO. <br> 0y1: Overrun error flag |
| [2] | BE | RO | Oy0 | Break error <br> OyO: No error detected <br> Oy1: Error detected |
| [1] | PE | RO | Oy0 | Parity error OyO: No error detected Oy1: Error detected |
| [0] | FE | RO | Oy0 | Framing error OyO: No error detected 0y1: Error detected |

Address $=\left(0 x F 200 \_0000\right)+(0 x 0004)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | - | WO | - | A write to this register clears framing, parity, <br> break, and overrun errors. The data value has <br> no significance. <br> The address of this register is the same as that <br> of the UART1SR register. |

## 6. UART2SR/ UART2ECR (UART2 Receive status register/ UART2 error clear register)

| Address $=\left(0 \times F 200 \_4000\right)+(0 \times 0004)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:4] | - | - | - | Read as undefined. |
| [3] | OE | RO | Oy0 | Overrun error: <br> OyO: There is an empty space in the FIFO. <br> Oy1: Overrun error flag |
| [2] | BE | RO | Oy0 | Break error OyO: No error detected 0y1: Error detected |
| [1] | PE | RO | Oy0 | Parity error OyO: No error detected 0y1: Error detected |
| [0] | FE | RO | Oy0 | Framing error Oy0: No error detected 0y1: Error detected |

Address $=\left(0 x F 200 \_4000\right)+(0 x 0004)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | - | WO | - | A write to this register clears framing, parity, <br> break, and overrun errors. The data value has <br> no significance. <br> The address of this register is the same as that <br> of the UART1SR register. |

Note 1: The UARTxSR/UARTxECR register is the receive status register/error clear register. Receive status can also be read from UARTxSR. If the status is read from this register, the status information for break, framing and parity corresponds to the data read from UARTxDR prior to reading UARTxSR. The status information for overrun is set immediately when an overrun condition occurs. A write to UARTxECR clears the framing, parity, break and overrun errors. All the bits are cleared to 0 on reset.

Note 2: The receive data must be read first from UARTxDR before the error status associated with that data is read from UARTxSR. This read sequence cannot be reversed because the status register UARTxSR is updated only when the data is read from the data register UARTxDR. The status information can also be read directly from the UARTxDR register.

## [Description]

a. <OE>

This bit is set to 1 if data is received and the FIFO is already full. In this case, the received data is not stored in the FIFO and is discarded.

The bit is cleared to 0 once an empty space is made in the FIFO and new data can be written to it.
b. $<\mathrm{BE}>$

This bit is set to 1 if a break condition was detected, indicating that the receive data input (defined as start, data parity, and stop bits) was held Low for longer than a full-word transmission time.
c. $<\mathrm{PE}>$

When this bit is set to 1 , it indicates that the parity of the received data does not match the parity defined by bits 2 and 7 of the UARTxLCR_H register.
d. $<\mathrm{FE}>$

When this bit is set to 1 , it indicates that the received data did not have a valid stop bit (a valid stop bit is 1 ).

## 7. UARTOFR (UARTO Flag register)

The <TXFE>, <RXFF>, <TXFF>, and <RXFE> bits differ depending on the state of the $<$ FEN $>$ of the UARTOLCR_H register.
(1) Transmit FIFO

The transmit FIFO is an 8-bit wide, 16-location deep FIFO memory buffer. CPU data written across the APB interface is stored in the FIFO until it is read out by the transmit logic. The transmit FIFO can be disabled to act like a one-byte holding register.
(2) Receive FIFO

The receive FIFO is a 12 -bit wide, 16 -location deep, FIFO memory buffer. Received data and corresponding error bits are stored in the receive FIFO by the receive logic until they are read out by the CPU across the APB interface. The receive FIFO can be disabled to act like a one-byte holding register.

| Bit | Bit Symbol | Type | Reset <br> Value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | FIFO mode ( $\mathrm{FEN}=1$ ) | Character mode (FEN = 0) |
| [31:9] | - | - | Undefined | Read as undefined. | Read as undefined. |
| [8] | RI | RO | Undefined | Ring indicator flag <br> Oy1: Modem status input = 0 | Ring indicator flag <br> 0y1: Modem status input $=0$ |
| [7] | TXFE | RO | Oy1 | Transmit FIFO empty flag 0y1: Empty Oy0: Not empty | Transmit hold register empty flag 0y1: Empty Oy0: Not empty |
| [6] | RXFF | RO | Oy0 | Receive FIFO full flag 0y1: Full Oy0: Not full | Receive hold register full flag <br> 0y1: Full <br> Oy0: Not full |
| [5] | TXFF | RO | Oy0 | Transmit FIFO full flag Oy1: Full Oy0: Not full | Transmit hold register full flag 0y1: Full <br> 0y0: Not full |
| [4] | RXFE | RO | Oy1 | Receive FIFO empty flag 0y1: Empty Oy0: Not empty | Receive hold register empty flag <br> 0y1: Empty <br> Oy0: Not empty |
| [3] | BUSY | RO | Oy0 | BUSY flag <br> Oy1: The UART is transmitting data. (BUSY) <br> OyO: The UART has stopped transmitting data. | BUSY flag: <br> Oy1: The UART is transmitting data. (BUSY) <br> OyO: The UART has stopped transmitting data. |
| [2] | DCD | RO | Undefined | Data carrier detect (DCD) flag <br> 0y1: Modem status input $=0$ | Data carrier detect (DCD) flag <br> 0y1: Modem status input $=0$ |
| [1] | DSR | RO | Undefined | Data set ready (DSR) flag 0y1: Modem status input = 0 | Data set ready (DSR) flag <br> 0y1: Modem status input = 0 |
| [0] | CTS | RO | Undefined | Clear To Send (CTS) flag <br> 0y1: Modem status input $=0$ | Clear To Send (CTS) flag <br> 0y1: Modem status input $=0$ |

## 8. UART1FR (UART1 Flag register)

| Bit | Bit Symbol | Type | Reset <br> Value | Address $=\left(0 \times F 200 \_1000\right)+(0 \times 0018)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Description |  |
|  |  |  |  | FIFO mode (FEN = 1) | Character mode (FEN = 0) |
| [31:8] | - | - | Undefined | Read as undefined. | Read as undefined. |
| [7] | TXFE | RO | Oy1 | Transmit FIFO empty flag 0y1: Empty Oy0: Not empty | Transmit hold register empty flag 0y1: Empty Oy0: Not empty |
| [6] | RXFF | RO | OyO | Receive FIFO full flag 0y1: Full 0y0: Not full | Receive hold register full flag 0y1: Full 0y0: Not full |
| [5] | TXFF | RO | Oy0 | Transmit FIFO full flag Oy1: Full Oy0: Not full | Transmit hold register full flag 0y1: Full OyO: Not full |
| [4] | RXFE | RO | Oy1 | Receive FIFO full flag 0y1: Empty Oy0: Not empty | Receive hold register empty flag 0y1: Empty <br> Oy0: Not empty |
| [3] | BUSY | RO | Oy0 | BUSY flag <br> $0 y 1$ : The UART is transmitting data. (BUSY) <br> OyO: The UART has stopped transmitting data. | BUSY flag <br> 0y1: The UART is transmitting data. (BUSY) <br> OyO: The UART has stopped transmitting data. |
| [2:1] | - | - | Undefined | Read as undefined. | Read as undefined. |
| [0] | CTS | RO | Undefined | Clear To Send (CTS) flag 0y1: Modem status input $=0$ | Clear To Send (CTS) flag 0y1 : Modem status input $=0$ |

9. UART2FR (UART2 Flag register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | FIFO mode (FEN = 1) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

[Description]
a. <RI>

Ring indicator (nUART1RI): This bit is set to 1 when the modem status input is 0 .
b. <BUSY>

This bit is set to 1 when the UART is transmitting data. This bit remains set until the complete data, including all the stop bits, has been sent from the shift register.
c. <DCD>

Data carrier detect (U0DCDn): This bit is set to 1 when the modem status input is 0 .
d. <DSR>

UART data set ready (U0DSRn): This bit is set to 1 when the modem status input is 0 .
e. <CTS>

Clear to send (U0CTSn): This bit is set to 1 when the modem status input is 0 .
10. UARTOILPR (UART0 IrDA low-power counter register)

Address = (0xF200_0000) + (0x0020)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 200 \_0000\right)+(0 \times 0020)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | ILPDVSR | R/W | $0 \times 00$ | IrDA low-power divisor: <br> $0 \times 01$ to 0xFF |

[Description]
a. <ILPDVSR>

Low- power divisor $($ ILPDVSR $)=\left(f_{\text {UARTCLK }} / f_{\text {IrLPBaud16 }}\right)$

The UARTOILPR register is the IrDA low-power counter register. This is an 8 -bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down of UARTCLK. All the bits are cleared to 0 when reset.

Note1: This register must be set before set to UARTOCR <SIRLP> $=1$.
Note2: 0x00 setting is prohibited. If $0 \times 00$ is programmed, IrLPBaud16 pulses are not generated.
11. UARTOIBRD (UARTO Integer baud rate register)

Address = (0xF200_0000) + (0x0024)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15:0] | BAUD DIVINT | R/W | 0x0000 | Integer part of baud rate divisor: 0x0001 to 0xFFFF |

12. UART1IBRD (UART1 Integer baud rate register)

| Address $=\left(0 x F 200 \_1000\right)+(0 x 0024)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15:0] | BAUD DIVINT | R/W | 0x0000 | Integer part of baud rate divisor: 0x0001 to 0xFFFF |

13. UART2IBRD (UART2 Integer baud rate register)

|  | Address $=\left(0 x F 200 \_4000\right)+(0 \times 0024)$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |

[Description]
a. <BAUD DIVINT>

This register, when put together with the fractional baud rate divisor described next, provides the baud rate divisor BAUDDIV.

Note1:To update the contents of UARTxIBRD internally, the write to UARTxLCR_H must always be executed last. For details, refer to the description of UARTxLCR_H.
Note2: This register must be set before set to UARTXCR <UARTEN> $=1$.
Note3: $0 \times 0000$ setting is prohibited.
14. UARTOFBRD (UART0 Fractional baud rate register)

| Bit |  |  |  | Bit <br> Symbol |
| :--- | :--- | :--- | :--- | :--- |

15. UART1FBRD (UART1 Fractional baud rate register)

Address $=\left(0 x F 200 \_1000\right)+(0 \times 0028)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 6]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[5: 0]$ | BAUD DIVFRAC | R/W | $0 \times 00$ | Fractional part of baud rate divisor: <br> 0x01 to 0x3F |

16. UART2FBRD (UART2 Fractional baud rate register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <BAUDDIVFRAC>

The baud rate divisor is calculated as follows:
Baud rate divisor BAUDDIV $=($ fuartclk $) /(16 \times$ baud rate $)$
fuARTCLK is the frequency of UARTCLK.
The BAUDDIV is comprised of the integer value (BAUD DIVINT) and the fractional value (BAUD DIVFRAC).

Note1:To update the contents of UARTxFBRD internally, the write to UARTxLCR_H must always be executed last.
For details, refer to the description of UARTxLCR_H.
Note2: This register must be set before set to UARTxCR <UARTEN> $=1$.
Note3: $0 \times 0000$ setting is prohibited.

Example: Calculating the divisor value
When the required baud rate is 230400 and $f_{\text {UARTCLK }}=4 \mathrm{MHz}$ :
Baud rate divisor $=\left(4 \times 10^{6}\right) /(16 \times 230400)=1.085$
Therefore, BRDI $=1$ and $\mathrm{BRDF}=0.085$
Fractional part is $((0.085 \times 64)+0.5)=5.94$.
The integer part of this, $0 \times 5$, should be set as the fractional baud rate divisor value.
Generated baud rate divisor $=1+5 / 64=1.078$
Generated baud rate $=\left(4 \times 10^{6}\right) /(16 \times 1.078)=231911$
Error $=(231911-230400) / 230400 \times 100=0.656 \%$
The maximum error using a 6-bit UARTxFBRD register $=1 / 64 \times 100=1.56 \%$
This error occurs when $\mathrm{m}=1$, and it is cumulative over 64 clock ticks.

Typical baud rate setting examples
$\mathrm{f}_{\mathrm{UARTCLK}}=100 \mathrm{MHz}$

| Programmed <br> divisor (integer) | Programmed <br> divisor (fraction) | Required bit rate <br> (bps) | Generated bit <br> rate (bps) | Error (\%) |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 1$ | $0 \times 1$ | - | 6153846 (fastest) | - |
| $0 \times D$ | $0 \times 24$ | 460800 | 460829.493 | 0.0064 |
| $0 \times 1 B$ | $0 \times 8$ | 230400 | 230414.747 | 0.0064 |
| $0 \times 36$ | $0 \times 10$ | 115200 | 115207.373 | 0.0064 |
| $0 \times 51$ | $0 \times 18$ | 76800 | 76804.916 | 0.0064 |
| $0 \times 6 C$ | $0 \times 20$ | 57600 | 57603.687 | 0.0064 |
| $0 \times A 2$ | $0 \times 31$ | 38400 | 38398.771 | -0.0032 |
| $0 \times 145$ | $0 \times 21$ | 19200 | 19200.307 | 0.0016 |
| $0 \times 1 B 2$ | $0 \times 2$ | 14400 | 14399.885 | -0.0008 |
| $0 \times 28 B$ | $0 \times 3$ | 9600 | 9599.923 | -0.0008 |
| $0 \times A 2 C$ | 2400 | 2399.995 | -0.0002 |  |
| $0 \times 1458$ | $0 \times B$ | 1200 | 1200.001 | 0.0001 |
| $0 \times D D F 2$ | 110 | 109.99999 | $-1.00 \mathrm{E}-05$ |  |

$\mathrm{f}_{\text {UARTCLK }}=96 \mathrm{MHz}$

| Programmed divisor (integer) | Programmed divisor (fraction) | Required bit rate (bps) | Generated bit rate (bps) | Error (\%) |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 1$ | 0x1 | - | 5907692 (fastest) | - |
| $0 \times \mathrm{D}$ | 0x1 | 460800 | 460984.394 | 0.0400 |
| $0 \times 1 \mathrm{~A}$ | 0x3 | 230400 | 230353.929 | -0.0200 |
| $0 \times 34$ | 0x5 | 115200 | 115211.521 | 0.0100 |
| 0x4E | 0x8 | 76800 | 76800.000 | 0 |
| 0x68 | 0xB | 57600 | 57597.120 | -0.0050 |
| 0x9C | $0 \times 10$ | 38400 | 38400.000 | 0 |
| 0x138 | 0x20 | 19200 | 19200.000 | 0 |
| 0x1A0 | 0x2B | 14400 | 14399.820 | -0.0012 |
| 0x271 | 0x1 | 9600 | 9599.760 | -0.0025 |
| 0x9C4 | 0x1 | 2400 | 2399.985 | -0.0006 |
| 0x1388 | 0x1 | 1200 | 1199.996 | -0.0003 |
| 0xD511 | $0 \times 1 \mathrm{D}$ | 110 | 110.000 | $2.60 \mathrm{E}-06$ |

$\mathrm{f}_{\text {UARTCLK }}=25 \mathrm{MHz}$

| Programmed <br> divisor (integer) | Programmed <br> divisor (fraction) | Required bit rate <br> $(\mathrm{bps})$ | Generated bit <br> rate (bps) | Error (\%) |
| :---: | :---: | :---: | :---: | :---: |

17. UARTOLCR_H (UARTO Line control register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | SPS | R/W | Oy0 | Stick parity select: <br> Refer to Table 3.13.2 for the truth table. |
| [6:5] | WLEN | R/W | 0y00 | Word length: <br> Oy00: 5 bits, $0 y 01: 6$ bits 0y10: 7 bits, $0 y 11: 8$ bits |
| [4] | FEN | R/W | Oy0 | FIFO control <br> 0y1: FIFO mode <br> 0y0: Character mode |
| [3] | STP2 | R/W | Oy0 | Stop bit select 0y0: 1 stop bit 0y1: 2 stop bits |
| [2] | EPS | R/W | Oy0 | Even parity select (Refer to Table 3.13.2 for the truth table.) <br> 0y1: Even <br> 0y0: Odd |
| [1] | PEN | R/W | Oy0 | Parity control (Refer to Table 3.13.2 for the truth table.) <br> 0y0: Disable <br> 0y1: Enable |
| [0] | BRK | R/W | OyO | Send break OyO: No effect 0y1: Send break |

18. UART1LCR_H (UART1 Line control register)

Address $=\left(0 x F 200 \_1000\right)+(0 x 002 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | SPS | R/W | OyO | Stick parity select: <br> Refer to Table 3.13.2 for the truth table. |
| [6:5] | WLEN | R/W | 0y00 | Word length: <br> 0y00: 5 bits, $0 y 01: 6$ bits <br> $0 y 10: 7$ bits, $0 y 11: 8$ bits |
| [4] | FEN | R/W | Oy0 | FIFO control <br> 0y1: FIFO mode <br> 0y0: Character mode |
| [3] | STP2 | R/W | Oy0 | Stop bit select 0y0: 1 stop bit 0y1: 2 stop bits |
| [2] | EPS | R/W | Oy0 | Even parity select (Refer to Table 3.13.2 for the truth table.) <br> 0y1: Even <br> Oy0: Odd |
| [1] | PEN | R/W | Oy0 | Parity control (Refer to Table 3.13.2 for the truth table.) <br> 0y0: Disable <br> 0y1: Enable |
| [0] | BRK | R/W | Oy0 | Send break Oy0: No effect $0 y 1$ : Send break |

19. UART2LCR_H (UART2 Line control register)

Address $=\left(0 \times F 200 \_4000\right)+(0 \times 002 C)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | SPS | R/W | OyO | Stick parity select: <br> Refer to Table 3.13.2 for the truth table. |
| [6:5] | WLEN | R/W | 0y00 | Word length: <br> 0y00: 5 bits, $0 y 01: 6$ bits 0y10: 7 bits, $0 y 11: 8$ bits |
| [4] | FEN | R/W | OyO | FIFO control 0y1: FIFO mode Oy0: Character mode |
| [3] | STP2 | R/W | Oy0 | Stop bit select 0y0: 1 stop bit 0y1: 2 stop bits |
| [2] | EPS | R/W | Oy0 | Even parity select (Refer to Table 3.13.2 for the truth table.) <br> 0y1: Even <br> 0y0: Odd |
| [1] | PEN | R/W | Oy0 | Parity control (Refer to Table 3.13.2 for the truth table.) <br> 0y0: Disable <br> 0y1: Enable |
| [0] | BRK | R/W | Oy0 | Send break OyO: No effect 0y1: Send break |

## [Description]

a. <SPS>

When bits 1,2 , and 7 of the UARTxLCR_H register are set, the parity bit is transmitted and checked as a 0 . When bits 1 and 7 are set and bit 2 is 0 , the parity bit is transmitted and checked as a 1 . When this bit is cleared, the stick parity is disabled. Refer to Table 3.13.2 for the truth table of SPS, EPS, and PEN bits.
b. <WLEN>

This bit indicates the number of data bits transmitted or received in a frame.
c. <FEN>

When this bit is set to 1 , transmit and receive FIFO buffers are enabled (FIFO mode).
When this bit is cleared to 0 , the FIFOs are disabled (character mode) and they become 1 -byte deep holding registers.
d. <STP2>

When this bit is set to 1 , two stop bits are transmitted at the end of a frame. The receive logic does not check for the second stop bit being received.
e. <EPS>

When this bit is set to 1 , even parity generation and checking are performed during transmission and reception. This function checks whether the number of 1 s contained in the data bits and parity bit is even. When this bit is cleared to 0 , odd parity check is performed to check whether the number of 1 s is odd. This bit has no effect when parity is disabled by Parity Enable bit <PEN> being cleared to 0. Refer to Table 3.13.2 for the truth table.
f. <PEN>

When this bit is set to 1 , parity check and generation are enabled. Otherwise, parity is disabled and no parity bit is added to data frames. Refer to Table 3.13.2 for the truth table of SPS, EPS, and PEN bits.
g. <BRK>

When this bit is set to 1 , the UxTXD output remains LOW after the current character is transmitted. For generation of the transmit break condition, this bit must be asserted while at least one frame is or longer being transmitted. Even when the break condition is generated, the contents of the transmit FIFO are not affected.

Note: When you set UARTxLCR_H, UARTxIBRD and UARTxFBRD, UARTxLCR_H must be set at the end.
When you update only UARTxIBRD or UARTxFBRD, UARTxLCR_H register must be set again.

Table 3.13.2 is the truth table of the <SPS>, <EPS> and <PEN> bits of the UARTxLCR_H register.

Table 3.13.2 Truth table of UARTxLCR_H <SPS>, <EPS> and <PEN>

| Parity <br> enable(PEN) | Even parity <br> select(EPS) | Stick parity <br> select <br> (SPS) | Parity bit (transmitted or checked) |
| :---: | :---: | :---: | :---: |
| 0 | $x$ | $x$ | Not transmitted or checked |
| 1 | 1 | 0 | Even parity |
| 1 | 0 | 0 | Odd parity |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 |

20. UARTOCR (UARTO Control register)

Address $=\left(0 x F 200 \_0000\right)+(0 \times 0030)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | CTSEN | R/W | OyO | CTS hardware flow control enable 0yO: Disable <br> 0y1: Enable |
| [14] | RTSEN | R/W | OyO | RTS hardware flow control enable 0yO: Disable <br> 0y1: Enable |
| [13:12] | - | - | Undefined | Read as undefined. Write as zero |
| [11] | RTS | R/W | OyO | Complement of the UART Request To Send (UxRTSn) modem status output <br> $0 y 0$ : Modem status output is 1 . <br> 0y1: Modem status output is 0 . |
| [10] | DTR | R/W | Oy0 | Complement of the UART Data Set Ready (UxDTRn) modem status output <br> OyO: Modem status output is 1 . <br> 0y1: Modem status output is 0 . |
| [9] | RXE | R/W | Oy1 | UART receive enable 0y0: Disable 0y1: Enable |
| [8] | TXE | R/W | 0y1 | UART transmit enable OyO: Disable 0y1: Enable |
| [7] | Reserved | R/W | Oy0 | Write as zero. |
| [6:3] | Reserved | - | Undefined | Read as undefined. Write as zero |
| [2] | SIRLP | R/W | OyO | IrDA encoding mode select for transmitting 0 bits <br> Oy0: 0 bits are transmitted as an active high pulse of $3 / 16$ th of the bit period. <br> $0 y 1: 0$ bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal. |
| [1] | SIREN | R/W | Oy0 | SIR enable 0yO: Disable 0y1: Enable |
| [0] | UARTEN | R/W | Oy0 | UART enable 0y0: Disable 0y1: Enable |

21. UART1CR (UART1 control register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | CTSEN | R/W | OyO | CTS hardware flow control enable <br> 0yO: Disable <br> 0y1: Enable |
| [14:10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9] | RXE | R/W | Oy1 | UART receive enable <br> OyO: Disable <br> 0y1: Enable |
| [8] | TXE | R/W | Oy1 | UART transmit enable <br> OyO: Disable <br> 0y1: Enable |
| [7] | Reserved | R/W | Oy0 | Write as zero. |
| [6:1] | Reserved | - | Undefined | Read as undefined. Write as zero. |
| [0] | UARTEN | R/W | OyO | UART enable <br> 0yO: Disable <br> 0y1: Enable |

22. UART2CR (UART2 control register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9] | RXE | R/W | 0y1 | UART receive enable <br> OyO: Disable <br> 0y1: Enable |
| [8] | TXE | R/W | 0y1 | UART transmit enable <br> OyO: Disable <br> 0y1: Enable |
| [7] | Reserved | R/W | Oy0 | Write as zero. |
| [6:1] | Reserved | - | Undefined | Read as undefined. Write as zero. |
| [0] | UARTEN | R/W | OyO | UART enable <br> OyO: Disable <br> 0y1: Enable |

[Description]
a. <CTSEN>

When this bit is set to 1, CTS hardware flow control is enabled. Data is transmitted only after the UxCTSn signal has been asserted.
b. <RTSEN>

When this bit is set to 1, RTS hardware flow control is enabled. Data is transmitted only when there is an empty space in the receive FIFO.
c. <RTS>

This bit is the UART Request To Send (UxRTSn) modem status output signal. When this bit is programmed to a 1 , the output is 0 .
d. <DTR>

This bit is the UART Data Transmit Ready (UxDTRn) modem status output signal. When this bit is programmed to a 1 , the output is 0 .
e. <RXE>

When this bit is set to 1 , the receive circuit of the UART is enabled. Data reception occurs for either UART function or SIR function according to the setting of <SIREN>. When the UART is disabled in the middle of receive operation, it completes current reception and the subsequent receptions are disabled.
f. <TXE>

When this bit is set to 1 , the transmit circuit of the UART is enabled. Data transmission occurs for either UART function or SIR function according to the setting of <SIREN>. When the UART is disabled in the middle of transmit operation, it completes the current transmission before stopping.
g. <SIRLP>
<SIRLP> selects IrDA encoding mode. When this bit is cleared to 0,0 bits of the IrDA transmission data are transmitted as an active high pulse (SIROUT) with a width of $3 / 16^{\text {th }}$ of the bit period. When this bit is set to 1,0 bits of the IrDA transmission data are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal. Setting this bit can reduce power consumption but might decrease transmission distances.
h. <SIREN>

When this bit is set to 1 , the IrDA circuit is enabled. To use the UART, the <UARTEN> must be set to 1 . When the IrDA circuit is enabled, the SIR0OUT and SIROIN pins are enabled. The U0TXD pin remains in the marking state (set to 1). Signal transitions on the UORXD pin or modem status input have no effect. When IrDA circuit is disabled, SIR0OUT remains cleared to 0 (no light pulse is generated) and the SIR0IN pin has no effect.
i. <UARTEN>

When this bit is set to 1 , the UART is enabled. Data transmission and reception occur for either UART functio or SIR functio according to the setting of <SIREN>. When the UART is disabled in the middle of transmit or receive operation, it completes current transmission or reception before stopping.
23. UARTOIFLS (UARTO Interrupt FIFO level select register)

Address $=\left(0 x F 200 \_0000\right)+(0 x 0034)$

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Read as undefined. Write as zero. |
| [5:3] | RXIFLSEL | R/W | Oy010 | Receive interrupt FIFO level select (1 word = 12 bits): <br> 0y000: When the 2nd word has been stored in receive FIFO <br> 0y001: When the 4th word has been stored in receive FIFO <br> Oy010: When the 8th word has been stored in receive FIFO <br> 0y011: When the 12th word has been stored in receive FIFO <br> 0y100: When the 14th word has been stored in receive FIFO <br> 0y101to 0y111: Reserved |
| [2:0] | TXIFLSEL | R/W | Oy010 | Transmit FIFO level select ( 1 word = 8 bits): <br> 0y000: When transmit FIFO has space for 2 words left 0y001: When transmit FIFO has space for 4 words left 0y010: When transmit FIFO has space for 8 words left 0y011: When transmit FIFO has space for 12 words left 0y100: When transmit FIFO has space for 14 words left 0y101 to 0y111: Reserved |

24. UART1IFLS (UART1 Interrupt FIFO level select register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Read as undefined. Write as zero. |
| [5:3] | RXIFLSEL | R/W | Oy010 | Receive interrupt FIFO level select (1 word = 12 bits ): <br> 0y000: When the 2nd word has been stored in receive FIFO <br> 0y001: When the 4th word has been stored in receive FIFO <br> 0y010: When the 8th word has been stored in receive FIFO <br> Oy011: When the 12th word has been stored in receive FIFO <br> 0y100: When the 14th word has been stored in receive FIFO <br> $0 y 101$ to 0y111: Reserved |
| [2:0] | TXIFLSEL | R/W | 0y010 | Transmit interrupt FIFO level select ( 1 word $=8$ bits): 0y000: When transmit FIFO has space for 2 words left 0y001: When transmit FIFO has space for 4 words left 0y010: When transmit FIFO has space for 8 words left 0y011: When transmit FIFO has space for 12 words left 0y100: When transmit FIFO has space for 14 words left 0y101 to 0y111: Reserved |

25. UART2IFLS (UAR2 Interrupt FIFO level select register)

Address $=\left(0 x F 200 \_4000\right)+0 \times 0034$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Read as undefined. Write as zero. |
| [5:3] | RXIFLSEL | R/W | Oy010 | Receive interrupt FIFO level select ( 1 word = 12 bits ): 0y000: When the 2nd word has been stored in receive FIFO 0y001: When the 4th word has been stored in receive FIFO 0y010: When the 8th word has been stored in receive FIFO 0y011: When the 12th word has been stored in receive FIFO 0y100: When the 14th word has been stored in receive FIFO 0y101 to 0y111: Reserved |
| [2:0] | TXIFLSEL | R/W | Oy010 | Transmit interrupt FIFO level select ( 1 word $=8$ bits): Oy000: When transmit FIFO has space for 2 words left 0y001: When transmit FIFO has space for 4 words left 0y010: When transmit FIFO has space for 8 words left Oy011: When transmit FIFO has space for 12 words left Oy100: When transmit FIFO has space for 14 words left 0y101 to 0y111: Reserved |

[Description]
The UARTxIFLS register is the interrupt FIFO level select register. This register is used to define the FIFO level at which UARTTXINTR and UARTRXINTR are generated.

The interrupts are generated based on a transition through a level rather than based on the level. For example, an interrupt is generated at a point when the third word has been stored in the receive FIFO which contained two words.
26. UARTOIMSC (UARTO Interrupt mask set/clear register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | OEIM | R/W | OyO | Overrun error interrupt mask <br> Oy0: Clear the mask <br> $0 y 1$ : Set the mask |
| [9] | BEIM | R/W | Oy0 | Break error interrupt mask Oy0: Clear the mask <br> 0y1: Set the mask |
| [8] | PEIM | R/W | Oy0 | Parity error interrupt mask OyO: Clear the mask 0y1: Set the mask |
| [7] | FEIM | R/W | Oy0 | Framing error interrupt mask Oy0: Clear the mask <br> $0 y 1$ : Set the mask |
| [6] | RTIM | R/W | OyO | Receive timeout interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [5] | TXIM | R/W | Oy0 | Transmit FIFO interrupt mask Oy0: Clear the mask 0y1: Set the mask |
| [4] | RXIM | R/W | Oy0 | Receive FIFO interrupt mask <br> Oy0: Clear the mask <br> 0y1: Set the mask |
| [3] | DSRMIM | R/W | Oy0 | UODSRn modem interrupt mask Oy0: Clear the mask $0 y 1$ : Set the mask |
| [2] | DCDMIM | R/W | Oy0 | UODCDn modem interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [1] | CTSMIM | R/W | Oy0 | UOCTSn modem interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [0] | RIMIM | R/W | Oy0 | UORIn modem interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |

27. UART1IMSC (UART1 Interrupt mask set/clear register)

| Address $=\left(0 \times F 200 \_1000\right)+(0 \times 0038)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | OEIM | R/W | OyO | Overrun error interrupt mask 0y0: Clear the mask <br> 0y1: Set the mask |
| [9] | BEIM | R/W | Oy0 | Break error interrupt mask <br> 0y0: Clear the mask <br> 0y1: Set the mask |
| [8] | PEIM | R/W | Oy0 | Parity error interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [7] | FEIM | R/W | OyO | Framing error interrupt mask Oy0: Clear the mask <br> 0y1: Set the mask |
| [6] | RTIM | R/W | Oy0 | Receive timeout interrupt mask <br> Oy0: Clear the mask <br> $0 y 1$ : Set the mask |
| [5] | TXIM | R/W | OyO | Transmit interrupt mask <br> 0y0: Clear the mask <br> 0y1: Set the mask |
| [4] | RXIM | R/W | Oy0 | Receive interrupt mask <br> 0y0: Clear the mask <br> 0y1: Set the mask |
| [3:2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1] | CTSMIM | R/W | OyO | UOCTSn interrupt mask <br> OyO: Clear the mask <br> Oy1: Set the mask |
| [0] | - | - | Undefined | Read as undefined. Write as zero. |

28. UART2IMSC (UART2 Interrupt mask set/clear register)

Address $=\left(0 x F 200 \_4000\right)+(0 \times 0038)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | OEIM | R/W | OyO | Overrun error interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [9] | BEIM | R/W | Oy0 | Break error interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [8] | PEIM | R/W | Oy0 | Parity error interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [7] | FEIM | R/W | OyO | Framing error interrupt mask <br> Oy0: Clear the mask <br> $0 y 1$ : Set the mask |
| [6] | RTIM | R/W | Oy0 | Receive timeout interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [5] | TXIM | R/W | Oy0 | Transmit interrupt mask OyO: Clear the mask 0y1: Set the mask |
| [4] | RXIM | R/W | OyO | Receive interrupt mask <br> OyO: Clear the mask <br> 0y1: Set the mask |
| [3:0] | - | - | Undefined | Read as undefined. Write as zero. |

- UART interrupt generation block diagrams
(1) Block diagram of the break error ( BE ), parity error ( PE ) and framing error ( PE ) flags

- The interrupt request flag state changes in real time and is retained in the F/F. Each flag can be cleared by a write to the corresponding bit in the interrupt clear register.
(2) Block diagram of the overrun error (OE) flag

- The interrupt request flag state by the overrun error (OE) flag changes in real time and its state is not retained. And the OE flag is cleared by a read of the receive FIFO.

29. UARTORIS (UARTO Raw interrupt status register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10] | OERIS | RO | OyO | Overrun error raw interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [9] | BERIS | RO | Oy0 | Break error raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [8] | PERIS | RO | Oyo | Parity error raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [7] | FERIS | RO | Oy0 | Framing error raw interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [6] | RTRIS | RO | Oy0 | Receive timeout raw interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [5] | TXRIS | RO | OyO | Transmit raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [4] | RXRIS | RO | OyO | Receive raw interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [3] | DSRRMIS | RO | Undefined | UODSRn modem raw interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [2] | DCDRMIS | RO | Undefined | UODCDn modem raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [1] | CTSRMIS | RO | Undefined | UOCTSn modem raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [0] | RIRMIS | RO | Undefined | UORIn modem raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |

Note: All the bits, except the modem raw status interrupt bits (bits 3 to 0 ), are cleared to 0 when reset. The modem status bits are undefined after reset.
30. UART1RIS (UART1 Raw interrupt status register)

Address $=\left(0 x F 200 \_1000\right)+(0 x 003 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10] | OERIS | RO | OyO | Overrun error raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [9] | BERIS | RO | OyO | Break error raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [8] | PERIS | RO | OyO | Parity error raw interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [7] | FERIS | RO | Oy0 | Framing error raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [6] | RTRIS | RO | Oy0 | Receive timeout raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [5] | TXRIS | RO | Oy0 | Transmit raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [4] | RXRIS | RO | OyO | Receive raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [3:2] | - | - | Undefined | Read as undefined. |
| [1] | CTSRMIS | RO | Undefined | UOCTSn modem raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [0] | - | - | Undefined | Read as undefined. |

Note: All the bits, except the modem raw status interrupt bits (bits 1), are cleared to 0 when reset. The modem status bits are undefined after reset
31. UART2RIS (UART2 Raw interrupt status register)

Address $=\left(0 x F 200 \_4000\right)+(0 \times 003 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10] | OERIS | RO | OyO | Overrun error raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [9] | BERIS | RO | Oy0 | Break error raw interrupt status <br> OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [8] | PERIS | RO | OyO | Parity error raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [7] | FERIS | RO | Oy0 | Framing error raw interrupt status 0y0: Interrupt not requested. 0y1: Interrupt requested. |
| [6] | RTRIS | RO | Oy0 | Receive timeout raw interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [5] | TXRIS | RO | Oy0 | Transmit raw interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [4] | RXRIS | RO | Oy0 | Receive raw interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [3:0] | - | - | Undefined | Read as undefined. |

Note: All the bits, except the modem raw status interrupt bits (bits 1 ), are cleared to 0 when reset. The modem status bits are undefined after reset.
32. UARTOMIS (UARTO Masked interrupt status register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10] | OEMIS | RO | OyO | Overrun error masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [9] | BEMIS | RO | Oy0 | Break error masked interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [8] | PEMIS | RO | Oyo | Parity error masked interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [7] | FEMIS | RO | Oy0 | Framing error masked interrupt status 0y0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [6] | RTMIS | RO | Oy0 | Receive timeout masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [5] | TXMIS | RO | OyO | Transmit masked interrupt status 0y0: Interrupt not requested. 0y1: Interrupt requested. |
| [4] | RXMIS | RO | OyO | Receive masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [3] | DSRMMIS | RO | Undefined | UODSRn modem masked interrupt status Oy0: Interrupt not requested. 0y1: Interrupt requested. |
| [2] | DCDMMIS | RO | Undefined | UODCDn modem masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [1] | CTSMMIS | RO | Undefined | UOCTSn modem masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [0] | RIMMIS | RO | Undefined | UORIn modem masked interrupt status 0y0: Interrupt not requested. <br> $0 y 1$ : Interrupt requested. |

Note: All the bits, except the modem masked status interrupt bits (bits 3 to 0 ), are cleared to 0 when reset. The modem status bits are undefined after reset.
33. UART1MIS (UART1 Masked interrupt status register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10] | OEMIS | RO | OyO | Overrun error masked interrupt status Oy0: Interrupt not requested. <br> $0 y 1$ : Interrupt requested. |
| [9] | BEMIS | RO | Oy0 | Break error masked interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [8] | PEMIS | RO | Oy0 | Parity error masked interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [7] | FEMIS | RO | Oy0 | Framing error masked interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [6] | RTMIS | RO | Oy0 | Receive timeout masked interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [5] | TXMIS | RO | Oy0 | Transmit masked interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [4] | RXMIS | RO | Oy0 | Receive masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [3:2] | - | - | Undefined | Read as undefined. |
| [1] | CTSMMIS | RO | Undefined | UOCTSn masked interrupt status <br> Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [0] | - | - | Undefined | Read as undefined. |

34. UART2MIS (UART2 Masked interrupt status register)

| Bit | $\begin{gathered} \hline \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10] | OEMIS | RO | OyO | Overrun error masked interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [9] | BEMIS | RO | Oy0 | Break error masked interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [8] | PEMIS | RO | Oy0 | Parity error masked interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [7] | FEMIS | RO | Oy0 | Framing error masked interrupt status Oy0: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [6] | RTMIS | RO | Oy0 | Receive timeout masked interrupt status OyO: Interrupt not requested. <br> 0y1: Interrupt requested. |
| [5] | TXMIS | RO | OyO | Transmit masked interrupt status 0y0: Interrupt not requested. 0y1: Interrupt requested. |
| [4] | RXMIS | RO | Oy0 | Receive masked interrupt status OyO: Interrupt not requested. 0y1: Interrupt requested. |
| [3:0] | - | - | Undefined | Read as undefined. |

35. UARTOICR (UARTO Interrupt clear register)

| Address $=\left(0 x F 200 \_0000\right)+(0 \times 0044)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | OEIC | wo | Undefined | Overrun error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [9] | BEIC | wo | Undefined | Break error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [8] | PEIC | wo | Undefined | Parity error interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [7] | FEIC | wo | Undefined | Framing error interrupt clear Oy0: Invalid . <br> 0y1: Clear. |
| [6] | RTIC | wo | Undefined | Receive timeout interrupt clear <br> 0y0: Invalid <br> 0y1: Clear |
| [5] | TXIC | wo | Undefined | Transmit interrupt clear OyO: Invalid 0y1: Clear |
| [4] | RXIC | wo | Undefined | Receive interrupt clear OyO: Invalid <br> 0y1: Clear |
| [3] | DSRMIC | wo | Undefined | UODSRn modem interrupt clear 0y0: Invalid <br> 0y1: Clear |
| [2] | DCDMIC | wo | Undefined | UODCDn modem interrupt clear OyO: Invalid <br> 0y1: Clear |
| [1] | CTSMIC | wo | Undefined | UOCTSn modem interrupt clear <br> OyO: Invalid <br> Oy1: Clear |
| [0] | RIMIC | wo | Undefined | UORIn modem interrupt clear OyO: Invalid <br> 0y1: Clear |

Note: The UARTOICR register is a write-only interrupt clear register. When a bit of this register is set to 1 , the associated interrupt is cleared. A write of 0 to any bit of this register is invalid.
36. UART1ICR (UART1 Interrupt clear register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | OEIC | Wo | Undefined | Overrun error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [9] | BEIC | wo | Undefined | Break error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [8] | PEIC | wo | Undefined | Parity error interrupt clear Oy0: Invalid 0y1: Clear |
| [7] | FEIC | wo | Undefined | Framing error interrupt clear Oy0 Invalid <br> 0y1: Clear |
| [6] | RTIC | wo | Undefined | Receive timeout interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [5] | TXIC | wo | Undefined | Transmit interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [4] | RXIC | wo | Undefined | Receive interrupt clear OyO: Invalid <br> 0y1: Clear |
| [3:2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1] | CTSMIC | wo | Undefined | UOCTSn interrupt clear Oy0: Invalid 0y1: Clear |
| [0] | - | - | Undefined | Read as undefined. Write as zero. |

Note: The UART1ICR register is a write-only interrupt clear register. When a bit of this register is set to 1 , the associated interrupt is cleared. A write of 0 to any bit of this register is invalid.
37. UART2ICR (UART2 Interrupt clear register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | OEIC | wo | Undefined | Overrun error interrupt clear OyO: Invalid <br> 0y1: Clear |
| [9] | BEIC | wo | Undefined | Break error interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [8] | PEIC | wo | Undefined | Parity error interrupt clear Oy0: Invalid 0y1: Clear |
| [7] | FEIC | wo | Undefined | Framing error interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [6] | RTIC | wo | Undefined | Receive timeout interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [5] | TXIC | wo | Undefined | Transmit interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [4] | RXIC | wo | Undefined | Receive interrupt clear Oy0: Invalid <br> 0y1: Clear |
| [3:0] | - | - | Undefined | Read as undefined. Write as zero. |

Note: The UART1ICR register is a write-only interrupt clear register. When a bit of this register is set to 1 , the associated interrupt is cleared. A write of 0 to any bit of this register is invalid.
38. UARTODMACR (UART0 DMA control register)

Address = (0xF200_0000) + (0x0048)

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:3] | - | - | - | Read as undefined. Write as zero. |
| [2] | DMAONERR | R/W | Oy0 | DMA on error <br> 0y1: Available <br> OyO: Not available |
| [1] | TXDMAE | R/W | Oy0 | Transmit FIFO DMA enable 0yO: Disable <br> 0y1: Enable |
| [0] | RXDMAE | R/W | Oy0 | Receive FFO DMA enable <br> Oy0: Disable <br> 0y1: Enable |

39. UART2DMACR (UART2 DMA control register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:3] | - | - | - | Read as undefined. Write as zero. |
| [2] | DMAONERR | R/W | OyO | DMA on error <br> 0y1: Available <br> OyO: Not available |
| [1] | TXDMAE | R/W | OyO | Transmit FIFO DMA enable Oy0: Disable 0y1: Enable |
| [0] | RXDMAE | R/W | OyO | Receive FFO DMA enable <br> OyO: Disable <br> 0y1: Enable |

Note1: For example, if 19 characters have to be received and the watermark level is programmed to be four, then the DMA controller transfers four bursts of four characters and three single transfers to complete the stream.

Note2: The bus width must be set to 8-bits, if you transfer the data of tranmit/ receive FIFO by using DMAC.
[Description]
a. <DMAONERR>

When this bit is set to 1 , the DMA receive request output, UARTxRXDMASREQ or UARTxRXDMABREQ, is disabled on assertion of a UART error interrupt.

## $3.14 I^{2} \mathrm{C}$

### 3.14.1 Overview

This module operates in $\mathrm{I}^{2} \mathrm{C}$ bus mode compliant with the typical $\mathrm{I}^{2} \mathrm{C}$ bus standard (Philips specifications). (Note 1)
The main features are as follows:

- Contains two channels (ch0 and ch1).
- Allows selection between master and slave.
- Allows selection between transmission and reception.
- Supports multiple masters (arbitration, clock synchronization recognition).
- Supports standard mode and fast mode (fastest baud rate in master mode: 89.91 kHz and 357.14 kHz , respectively, at f PLLK $=100 \mathrm{MHz}$ )
- Supports the addressing format of 7 bits only.
- Supports transfer data sizes of 1 to 8 bits.
- Provides one transfer (transmission or reception) complete interrupt (level-sensitive).
- Can enable or disable interrupts. (Interrupt source for I ${ }^{2} \mathrm{C}$ ch0: INTS[6], Interrupt source for $\mathrm{I}^{2} \mathrm{C}$ ch1: $\left.\operatorname{INTS}[7]\right)$

This module also supports Toshiba's proprietary data format called "free data format".

Note 1: Compliant with the $I^{2} C$ bus standard (Philips specifications) in fast communication mode except those shown below.
Note 2: This module does not support some of the features in the $I^{2} \mathrm{C}$ bus standard.

| $\mathrm{I}^{2} \mathrm{C}$ bus feature | $\mathrm{I}^{2} \mathrm{C}$ specifications | This IP |
| :--- | :---: | :---: |
| Standard mode (up to 100 kHz ) | Required | Supported |
| Fast mode (up to 400 kHz ) | Required | Supported |
| High-speed mode (up to 3.4 Mbps) | Required | Not supported |
| 7 -bit addressing | Required | Supported |
| 10-bit addressing | Required | Not supported |
| START byte | Required | Not supported |
| Noise canceler | Required | Supported (digital) |
| Slope control | Required | Not supported |
| I/O at power off | Required | Not supported |
| Schmitt (VIH/VIL) | VDDx0.3 / VDDx0.7 | Supported |
| Output current at VOL $=0.4 \mathrm{~V}, \mathrm{VDD}>2 \mathrm{~V}$ | 3 mA | Supported |

### 3.14.1.1 $I^{2} \mathrm{C}$ Bus Mode

The $I^{2} \mathrm{C}$ bus is connected to devices via the I2C0DA and I2C0CL pins and can communicate with multiple devices.


Figure 3.14.1 Device connections

This module operates as a master or slave device on the $\mathrm{I}^{2} \mathrm{C}$ bus. The master device drives the serial clock line (SCL) of the bus, sends 8 -bit addresses, and sends or receives data of 1 to 8 bits. The slave device sends 8 -bit addresses and sends or receives serial data of 1 to 8 bits in synchronization with the serial clock on the bus.

The device that operates as a receiver can output an acknowledge signal after reception of serial data and the device that operates as a transmitter can receive that acknowledge signal, regardless of whether the device is a master or slave. The master device can output a clock for the acknowledge signal.

In multimaster mode in which multiple masters exist on the same bus, serial clock synchronization and arbitration lost to maintain consistency of serial data are supported.

### 3.14.2 Data Formats for $I^{2} \mathrm{C}$ Bus Mode

The data formats for $\mathrm{I}^{2} \mathrm{C}$ bus mode are shown below.

### 3.14.2.1 Addressing Format

(a) Addressing format

(b) Addressing format (with restart)


Figure 3.14.2 Data Format for $I^{2} \mathrm{C}$ Bus Mode

### 3.14.2.2 Free Data Format

The free data format is for communication between one master and one slave.
In the free data format, slave addresses and direction bits are processed as data.
(a) Free data format (for transferring data from a master device to a slave device)


Figure 3.14.3 Free Data Format for $I^{2} \mathrm{C}$ Bus Mode

### 3.14.3 Block Diagram



Figure 3.14.4 $\mathrm{I}^{2} \mathrm{C}$ Channel 0

### 3.14.4 Operational Descriptions

### 3.14.4.1 Data Transfer Procedure in $I^{2} \mathrm{C}$ Bus Mode

1. Device Initialization

After ensuring that the I2C0DA and I2C0CL pins are high (bus free), set I2C0CR2<I2CM> to 1 to enable $\mathrm{I}^{2} \mathrm{C}$.

Next, set I2C0CR1<ACK> to 1 , I2C0CR1<NOACK> to 0 and I2C0CR1<BC> to $0 y 000$. These settings enable acknowledge operation, slave address match detection and general call detection and set the data length to 8 bits. Set $t_{\text {HIGH }}$ and $t_{\text {Low }}$ in I2C0CR1<SCK>.
Then, set the slave address in I2C0AR<SA> and set I2C0AR<ALS> to 0 to select the addressing format.
Finally, set $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{MST}>$, I2C0CR2<TRX> and I2C0CR2<BB> to 0 , I2C0CR2<PIN> to 1 and I2C0CR2<SWRES[1:0]> to $0 y 00$ to configure the device as a slave receiver.

Note: The initialization of $I^{2} C$ must be completed within a certain period of time in which no start condition is generated by any device after all the devices connected to the bus have been initialized. If this constraint is not observed, another device may start a transfer before the initiaization of $I^{2} C$ has been completed and data may not be received properly.

Programming example: Initializing the device

2. Start Condition and Slave Address Generation

Check that the bus is free ( $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{BB}>=0$ ).
Set $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{ACK}>$ to 1 and write the slave address and direction bit to be transmitted to I2C0DBR. Writing 1 to I2C0CR2<MST>, I2C0CR2<TRX>, I2C0CR2<BB> and I2C0CR2<PIN> causes a start condition, the slave address and direction bit to be sent out on the bus. After a start condition is generated, it takes the thigh period for the I2C0CL pin to fall.

Then, an I2CINT0 interrupt request is generated on the falling edge of the 9 th clock of I2C0CL and I2C0SR $<$ PIN $>$ is cleared to 0 . While I2C0SR $<\mathrm{PIN}>$ is 0 , I2C0CL is pulled low. Only when the acknowledge signal is returned from the slave device, I2C0SR $<T R X>$ is changed by hardware according to the direction bit upon generation of an I2CINT0 interrupt request.

Note 1: Before writing a slave address to I2CODBR, make sure that the bus is free by software.
Note 2: After a slave address is written and before a start condition is generated, another master may initiate transfer operation. Therefore, after writing a slave address to I2CODBR, check a bus free state again by software within $98.0 \mu \mathrm{~s}$ (the shortest transfer time in standard mode according to the $\mathrm{I}^{2} \mathrm{C}$ bus standard) or $23.7 \mu \mathrm{~s}$ (the shortest transfer time in fast mode according to the $I^{2} C$ bus standard). A start condition should be generated only after a bus free state is confirmed.


I2COSR<TRX>

When the direction bit is 1 and ACK is returned, I2COSR<TRX> is cleared to 0 .
Figure 3.14.5 Start condition and Slave address generation
3. 1-Word Data Transfer

Check I2C0SR $<$ MST $>$ in the interrupt routine after a 1 -word data transfer is completed, and determine whether master or slave mode is selected.
(1) When I2C0SR $<\mathrm{MST}>=1$ (Master mode)

Check I2C0SR<TRX> to determine whether transmitter or receiver mode is selected.
a. When I2C0SR<TRX>=1 (Transmitter mode)

Check the acknowledge status from the receiver with the I2C0SR<LRB> flag. When I2C0SR<LRB> is 0 , the receiver is requesting the next data. Write the data to be transmitted to I2C0DBR.

If it is necessary to change the transfer data size, change I2C0CR1<BC $>$, set I2C0CR1<ACK> to 1 , and then write the data to be transmitted to I2C0DBR.

After the transmit data is written, I2C0SR $<\mathrm{PIN}>$ is set to 1 and serial clocks are generated to transmit from I2C0CL the data from I2C0DA.

After the transmission is completed, an I2CINT0 interrupt request is generated. I2C0SR $<\mathrm{PIN}>$ is cleared to 0 and I2C0CL is pulled low. If more than one word of data needs to be transferred, repeat the procedure by checking I2C0SR<LRB>.

When $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{LRB}>$ is 1 , the receiver is not requesting the next data, so a stop condition should be generated to terminate the data transfer.


Figure 3.14.6 When I2C0CR1<BC> = 0y000 and I2C0CR1<ACK> = 1
b. When I2C0SR $<T R X>=0$ (Receiver mode)

Writing dummy data ( $0 x 00$ ) to I2C0DBR or setting I2C0CR2<PIN $>$ to 1 causes clocks for 1-word transfer and acknowledge to be output.

After an I2CINT0 interrupt request is generated to indicate the end of receive operation, read the received data from I 2 C 0 DBR .

If it is necessary to change the receive data size, change $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{BC}>$, set I2C0CR1<ACK> to 1 and then write dummy data ( $0 \times 00$ ) to I2C0DBR or set I2C0CR2<PIN> to 1 .
(The data that is read immediately after slave address transmission is undefined.)


Figure 3.14.7 When I2COCR1<BC> = $0 y 000$ and $I 2 C 0 C R 1<A C K>=1$
c. When I2C0SR<TRX> $=0$ (when receiving the last word)

The last word of the transfer is determined by pseudo communication without acknowledge. The flow of this operation is explained below.

To make the transmitter terminate transmission, perform the following operations before the last data bit is received:

1. Read the received data from I2C0DBR.
2. Clear I2C0CR1<ACK> to 0 and set I2C0CR1<BC> to $0 y 000$.
3. Write dummy data ( $0 x 00$ ) to I2C0DBR to set I2C0CR2<PIN> to 1 .

After I2C0CR2<PIN> is set to 1 , 1 -word transfer with no acknowledge operation is performed. After 1 -word transfer is completed, perform the following operations:

1. Read the received data from I2C0DBR.
2. Clear I2C0CR1<ACK> to 0 and set I2C0CR1<BC> to 0y001 (negative acknowledge).
3. Write dummy data ( $0 \times 00$ ) to I2C0DBR to set I2C0CR2<PIN> to 1 .

When I2C0CR2<PIN> is set to 1, 1-bit transfer is performed. Since the master is acting as a receiver, the SDA line on the bus remains high. The transmitter receives this high-level signal as the negative acknowledge signal. The receiver can thus indicate the transmitter that the data transmission is completed. After 1-bit data is received and an interrupt request is generated, generate a stop condition to terminate the data transfer.


Figure 3.14.8 Terminating data transmission in master receiver mode
(2) When I2C0SR $<\mathrm{MST}>=0$ (Slave mode)

The following explains normal slave mode operations and the operations to be performed when $\mathrm{I}^{2} \mathrm{C}$ changes to slave mode after losing arbitration on the bus.

In slave mode, an I2CINT0 interrupt request is generated by the following conditions:

- When $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{NOACK}>$ is 0 , after the acknowledge signal is output to indicate that the received slave address has matched the slave address set in I2C0AR<SA>
- When I2C0CR1<NOACK> is 0 , after the acknowledge signal is output to indicate that a general call has been received
- When data transfer is completed after a matched slave address or general call is received.
$\mathrm{I}^{2} \mathrm{C}$ changes to slave mode if it loses arbitration while operating in master mode. After completion of the word transfer in which arbitration lost occurred, an I2CINT0 interrupt request is generated. Table 3.14 .1 shows the I2CINT0 interrupt request and I2C0SR<PIN> operations when arbitration lost occurs.

Table 3.14.1 I2CINTO interrupt request and I2COSR<PIN> operations after arbitration lost

|  | When arbitration lost occurs during <br> transmission of slave address as master | When arbitration lost occurs during transmission of <br> data as master transmitter |  |
| :---: | :---: | :---: | :---: |
| I2CINT0 <br> interrupt request | An I2CINTO interrupt request is generated after the current word of data has been transferred. |  |  |
| I2COSR<PIN> | I2COSR<PIN> is cleared to 0. |  |  |

When an I2CINT0 interrupt request occurs, I2C0SR $<\mathrm{PIN}>$ is reset to 0 , and I2C0CL is pulled low. Either writing data to I2C0DBR or setting I2C0CR2<PIN> to 1 releases I2C0CL after the thow period.

Check I2C0SR<AL>, I2C0SR<TRX>, I2C0SR<AAS> and I2C0SR<AD0>, and implement required operations, as shown in Table 3.14.2.

Table 3.14.2 Operations in slave mode

| $\begin{aligned} & \text { I2C0SR } \\ & <\text { TRX } \end{aligned}$ | $\begin{aligned} & \text { I2C0SR } \\ & \text { <AL> } \end{aligned}$ | $\begin{aligned} & \text { I2COSR } \\ & \text { <AAS> } \end{aligned}$ | $\begin{aligned} & \text { I2C0SR } \\ & \text { <ADO> } \end{aligned}$ | Condition | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | The device loses arbitration during slave address transmission, and receives a slave address with direction bit set to 1 from another master. | Set the number of bits in 1 word to I2C0CR1<BC> and write the data to be transmitted to I2CODBR. |
|  |  | 1 | 0 | In slave receiver mode, the device receives a slave address with direction bit set to 1 from the master. |  |
|  | 0 | 0 | 0 | In slave transmitter mode, the device completes the transmission of 1-word data. | Check I2C0SR<LRB>. If it is set to 1 , the receiver is not requesting the next data, so set I2C0CR2<PIN> to 1. Then, clear I2C0CR2<TRX> to 0 to release the bus. <br> If I2COSR<LRB> $=0$, the receiver is requesting the next data, so set the number of bits in 1 word in I2C0CR1<BC> and write the data to be transmitted to I2CODBR. |
| 0 | 1 | 1 | 1/0 | The device loses arbitration during slave address transmission, and receives a slave address with direction bit set to 0 from another master or receives a general call. | Write dummy data ( $0 \times 00$ ) to I2CODBR to set I2COSR<PIN> to 1 , or write 1 to I2C0CR2<PIN>. |
|  |  | 0 | 0 | The device loses arbitration when transmitting a slave address or data, and completes transferring the current word of data. | The device is set as a slave. Clear I2COSR<AL> to 0 and write dummy data (0x00) to I2CODBR to set I2COSR<PIN> to 1 . |
|  | 0 | 1 | 1/0 | In slave receiver mode, the device receives a slave address with direction bit set to 0 from another master or receives a general call. | Write dummy data ( $0 \times 00$ ) to I2CODBR to set I2COSR<PIN> to 1 , or write 1 to I2C0CR2<PIN>. |
|  |  | 0 | 1/0 | In slave receiver mode, the device completes the receipt of 1-word data. | Set the number of bits in 1 word to I2C0CR1<BC>, read the received data from I2CODBR and write dummy data ( $0 \times 00$ ). |

Note: In slave mode, if $I 2 C 0 A R<S A>$ is set to $0 \times 00$ and a START byte ( $0 \times 01$ ) of the $I^{2} C$ bus standard is received, a slave address match is detected and I2COSR<TRX> is set to 1 . Do not set I2COAR<SA> to $0 \times 00$.

## 4. Stop Condition Generation

When I2C0SR $<\mathrm{BB}>$ is 1 , writing 1 to $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{MST}>$, $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{TRX}>$, $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{PIN}>$ and 0 to $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{BB}>$ initiates the sequence for generating a stop condition on the bus. Do not change the contents of I2C0CR2<MST>, I2C0CR2<TRX>, I2C0CR2<BB> and I2C0CR2<PIN> until a stop condition is generated on the bus.

If the I2C0CL line is pulled low by another device when the sequence for generating a stop condition is started, a stop condition will be generated after the I2C0CL line is released.

It takes the $t_{\text {HIGH }}$ period for a stop condition to be generated after the I2C0CL line is released.

Programming example: Generating a stop condition

| CHK_BB: | I2C0CR2 $\leftarrow$ | 0xD8 | ; Set I2C0CR2<MST>,<TRX>,<PIN> to 1 and I2C0CR2<BB> to 0 . |
| :---: | :---: | :---: | :---: |
|  | r1 | (I2COSR) | ; Check that the bus is free. |
|  | AND | r1, \#0x20 |  |
|  | CMP | r1, \#0x00 |  |
|  | BNE | CHK _ BB |  |



Figure 3.14.9 Stop condition generation

## 5. Restart Procedure

Restart is used to change the direction of data transfer without the master device terminating data transfer to the slave device. The restart procedure is explained below.

First, write 0 to $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{MST}>$, I2C0CR2<TRX>, I2C0CR2<BB> and 1 to I2C0CR2<PIN>. The I2C0DA line remains high and the I2C0CL line is released.

Since this is not a stop condition, the bus remains busy for other devices.
Next, check I2C0SR<BB> until it is cleared to 0 to make sure that the I2C0CL line is released.

Then, check I2C0SR<LRB> until it becomes 1 to make sure that the I2C0CL line is not pulled low by another device.

After making sure that the bus is free by these steps, generate a start condition as explained earlier in " 2 . Start Condition and Slave Address Generation".

In order to satisfy the setup time requirement for restart, it is necessary to insert, by software, a wait period of $4.7 \mu \mathrm{~s}$ or longer in the case of standard mode and $0.6 \mu \mathrm{~s}$ or longer in the case of fast mode.

Note: When the master device is operating as a receiver, it is necessary to terminate the data transfer from the slave transmitter before the restart procedure can be started. To do so, the master device makes the slave device receive the negative acknowledge signal (high). Therefore, I2COSR<LRB> is set to 1 before the restart procedure is started. The SCL line level cannot be determined by checking I2COSR<LRB> = 1 in the restart procedure. The state of the I2C0CL line shold be checked by reading the port.

Programming example: Generating a restart condition

|  | (I2C0CR2) | $\leftarrow$ | $0 \times 18$ | ; Set I2COCR2<MST>, <TRX>,<BB> to 0 and I2COCR2<PIN> to 1 . |
| :---: | :---: | :---: | :---: | :---: |
| CHK _ BB: | r1 | $\leftarrow$ | (I2COSR) | ; Wait until $12 \mathrm{COSR}<\mathrm{BB}>$ is cleared to 0 . |
|  | AND |  | r1, \#0x20 |  |
|  | CMP |  | r1, \#0x00 |  |
|  | BNE |  | CHK_ BB |  |
| CHK_ LRB: | r1 | $\leftarrow$ | (I2COSR) | ; Wait until I2C0SR<LRB> becomes 1. |
|  | AND |  | r1, \#0x01 |  |
|  | CMP |  | r1, \#0x01 |  |
|  | BNE |  | CHK_LRB |  |
|  |  |  | - | ; Wait by software |
|  |  |  | - |  |
|  | (I2C0CR2) | $\leftarrow$ | 0xF8 | ; Set I2C0CR2<MST>, <TRX>, <BB>, <PIN> to 1. |



Figure 3.14.10 Restart timing chart
Note: When <MST> = 0, do not write 0 to <MST>. (Restart cannot be performed.)

### 3.14.5 Register Descriptions

The following lists the SFRs.

| Register <br> Name | Address (base +) | Description |  |
| :---: | :---: | :---: | :---: |
| I2C0CR1 | 0x0000 | $1^{2}$ Co Control Register 1 |  |
| 12CODBR | 0x0004 | $1^{2}$ Co Data Buffer Register |  |
| I2COAR | 0x0008 | $1^{2} \mathrm{CO}$ (Slave) Address Register |  |
| I2COCR2 |  | $1^{2}$ Co Control Register 2 |  |
| 12COSR |  | $1^{2} \mathrm{CO}$ Status Register |  |
| 12COPRS | 0x0010 | $1^{2}$ Co Prescaler Clock Set Register |  |
| I2COIE | 0x0014 | $1^{2}$ Co Interrupt Enable Register |  |
| I2COIR | 0x0018 | $1^{2}$ Co Interrupt Register |  |

Base address $=0 \times F 007 \_1000$

| Register <br> Name | Address (base +) | Description |
| :---: | :---: | :---: |
| 12C1CR1 | 0x0000 | $1^{2}$ C1 Control Register 1 |
| 12C1DBR | 0x0004 | $1^{2}$ C1 Data Buffer Register |
| I2C1AR | 0x0008 | $1^{2} \mathrm{C} 1$ (Slave) Address Register |
| 12C1CR2 | Ox000c | $1^{2}$ C1 Control Register 2 |
| I2C1SR | 0x000c | $1^{2} C 1$ Status Register |
| 12C1PRS | Ox0010 | $1^{2}$ C1 Prescaler Clock Set Register |
| I2C1IE | 0x0014 | $1^{2} \mathrm{C} 1$ Interrupt Enable Register |
| I2C11R | 0x0018 | $1^{2} \mathrm{C} 1$ Interrupt Register |

Note: This module contains two channels of the identical structure. Therefore, the registers of channel 0 only are described.

1. $\operatorname{I2COCR1}\left(I^{2} \mathrm{C} 0\right.$ Control Register 1)

Address $=\left(0 x F 007 \_0000\right)+(0 x 0000)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7:5] | BC[2:0] | R/W | Oy000 | Number of transfer bits |
| [4] | ACK | R/W | OyO | Acknowledge clock generation and recognition <br> Oy0: Disable <br> 0y1: Enable |
| [3] | NOACK | R/W | OyO | Slave address match detection and general call detection <br> Oy0: Enable <br> 0y1: Disable |
| [2:0] | SCK[2:0] | R/W | 0y000 | Serial clock frequency  <br> Oy000: $n=0$ $0 y 100: n=4$ <br> $0 y 001: n=1$ $0 y 101: n=5$ <br> $0 y 010: n=2$ $0 y 110: n=6$ <br> $0 y 011: n=3$ $0 y 111: n=7$ |

[Description]
a. <BC[2:0]>

These bits select the number of transfer bits.

| $0 y 000: 8$ bits | $0 y 100: 4$ bits |
| :--- | :--- |
| $0 y 001: 1$ bit | $0 y 101: 5$ bits |
| $0 y 010: 2$ bits | $0 y 110: 6$ bits |
| $0 y 011: 3$ bits | $0 y 111: 7$ bits |

b. <ACK>

This bit specifies whether to disable or enable acknowledge clock generation and recognition.
0y0: Disable
0y1: Enable
c. <NOACK>

This bit specifies whether to enable or disable the slave address match detection and general call detection when this module is a slave.

0y0: Enable
0y1: Disable
When $\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{ALS}>=1$, this bit has no meaning.

When $<$ NOACK> $=0$, the slave address match detection and general call detection are enabled. When a slave address match or general call is detected, the slave pulls the SDA line low during the 9th (acknowledge) clock output from the master to return an acknowledge signal.

Setting <NOACK> = 1 disables the slave address match detection and general call detection. When a slave address match or general call is detected, the slave releases (holds high) the SDA line during the 9th (acknowledge) clock output from the master to return no acknowledge signal.
d. $<$ SCK [2:0]>

These bits are used to set the rate of serial clock to be output from the master.
The prescaler clock divided according to I2C0PRS<PRSCK[4:0]> is used as the reference clock for serial clock generation. The prescaler clock is further divided according to I2C0CR1<SCK[2:0]> to generate the serial clock. The default setting of the prescaler clock is "divide by 1 " (= fPCLK).

Note: Refer to Section 3.14.5 6. I2COPRS (I2C0 Prescaler Clock Set Register)" and Section 3.14.6.3 "Serial Clock".

Writes to this register must be done before a start condition is generated or after a stop condition is generated or between the instant when an address or data transfer interrupt occurs and the instant when the internal interrupt is released. Do not write to this register during address or data transfer.
2. I2CODBR ( $I^{2} \mathrm{C} 0$ Data Buffer Register)

Address = (0xF007_0000) + (0x0004)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. |
| $[7: 0]$ | DB[7:0] | RO | $0 \times 00$ | Read: Receive data is read (Note) |

Address $=\left(0 x F 007 \_0000\right)+(0 \times 0004)$


## [Description]

a. $<\mathrm{DB}[7: 0]>$

These bits are used to store data for serial transfer.
When this module is a transmitter, the data to be transmitted is written into $\mathrm{DB}[7: 0]$ aligned on the left side.

When this module is a receiver, the received data is stored into $\mathrm{DB}[7: 0]$ aligned on the right side.

When the master needs to transmit a slave address, the transfer target address is written to $\mathrm{I} 2 \mathrm{C} 0 \mathrm{DBR}<\mathrm{DB}[7: 1]>$ and the transfer direction is specified in $\mathrm{I} 2 \mathrm{C} 0 \mathrm{DBR}<\mathrm{DB}[0]>$ as follows:

0y0: Master (transmission) $\rightarrow$ Slave/reception
$0 y 1$ : Master (reception) $\leftarrow$ Slave/transmission
When all the bits in the I2C0DBR register are written as 0 , a general call can be sent out on the bus.

In both transmission and reception modes, a write to the I2C0DBR register releases the internal interrupt after the current transfer and initiates the next transfer.

Although I2C0DBR is provided as a transmit/receive buffer, it should be used as a dedicated transmit buffer in transmit mode and as a dedicated receive buffer in receive mode. This register should be accessed on a transfer-by-transfer basis.

Note: In receive mode, if data is written to I2CODBR before the received data is read out, the received data will be corrupted.
3. I2COAR ( $I^{2} \mathrm{CO}$ (Slave) Address Register)

Address $=\left(0 x F 007 \_0000\right)+(0 x 0008)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 1]$ | SA[6:0] | R/W | Oy0000000 | Set the slave address. |
| $[0]$ | ALS | R/W | Oy0 | Address recognition enable/disable <br> Oy0: Enable (I ${ }^{2} C$ bus mode) <br> Oy1: Disable (Free data format) |

[Description]
a. <SA[6:0]>

These bits are used to set the slave device address ( 7 bits) when this module is a slave.
When slave address recognition is enabled in I2C0AR<ALS $>$, the data transfer operation to be performed is determined by the 7 -bit address (plus one direction bit) that the master sends immediately after a start condition.
b. <ALS>

This bit is used to enable or disable slave address recognition.
$0 y 0$ : Enable ( ${ }^{2}{ }^{2} \mathrm{C}$ bus mode)
0 y 1 : Disable (Free data format)
When this module is a slave, this bit specifies whether or not to recognize the 8 -bit data that the master sends immediately after a start condition as a 7 -bit address plus one direction bit.

When <ALS> $=0, \mathrm{I}^{2} \mathrm{C}$ bus mode is selected. When <ALS> $=1$, transfer operation is performed based on the free data format.
When $<\mathrm{ALS}>=0$, the device compares the 7 -bit address sent from the master against the slave address set in $\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{SA}[6: 0]>$. If the 7 -bit address matches the slave address, the device uses the direction bit to determine whether to act as a transmitter or receiver. At this time, if $12 \mathrm{C} 0 \mathrm{CR} 1<$ NOACK $>=0$, the device pulls the SDA line low during the 9 th (acknowledge) clock output from the master.

Thereafter, the device continues to perform transmit or receive operation as a slave until a stop condition or a start condition by the restart procedure appears on the bus.
If the 7 -bit address does not match the slave address, the device continues to leave the SDA line and SCL line high and does not participate in transfer operation until a stop condition or a start condition by the restart procedure appears on the bus.
If the 7 -bit address plus one direction bit sent from the master are all 0 s (indicating a general call) and I2C0CR1<NOACK> $=0$, the device returns an acknowledge signal and acts as a slave receiver regardless of the slave address set in I2C0AR<SA[6:0]>.
When I2C0CR1<NOACK> = 1, the device does not return any acknowledge signal nor operate as a slave device even if the 7 -bit address matches the slave address or a general call is detected.
When <ALS> $=1$, the device receives the 7 -bit address plus one direction bit sent from the master as data and pulls the SDA line low during the 9th (acknowledge) clock output from the master. Thereafter the device continues to perform receive operation as a slave until a stop condition or a start condition by the restart procedure appears on the bus (free format operation). In this case, the I2C0CR1<NOACK> value has no effect.

[^2]4. I2COCR2 ( $I^{2} \mathrm{C} 0$ Control Register 2) (Write Only)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | MST | wo | OyO | Selects master or slave mode. Oy0: Slave <br> 0y1: Master |
| [6] | TRX | wo | Oy0 | Selects transmit or receive operation. <br> 0y0: Receiver <br> 0y1: Transmitter |
| [5] | BB | wo | Oy0 | Selects whether to generate a start or stop condition. <br> Oy0: Generate a stop condition. <br> 0y1: Generate a start condition. |
| [4] | PIN | wo | Oy1 | Service request clear <br> OyO: No effect <br> 0y1: Clear service request |
| [3] | I2CM | WO | Oy0 | $I^{2} \mathrm{C}$ operation control OyO: Disable 0y1: Enable |
| [2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1:0] | SWRES[1:0] | wo | Oy00 | Software reset <br> A software reset is generated by writing $0 y 10$ and then $0 y 01$ to these bits. |

[Description]
a. <MST>

This bit selects master or slave mode.
0y0: Slave
0y1: Master
Note: Refer to Section 3.14.6.3 "Serial CLock".
b. <TRX>

This bit selects transmission or reception mode.
0y0: Reception
0y1: Transmssion
Note: Refer to Section 3.14.6.3 "Serial Clock".
c. $<\mathrm{BB}>$

This bit is used to generate a start or stop condition.
0y0: Generate a stop condition.
0 y 1 : Generate a start condition.
Note: Refer to Section 3.14.6.3 "Serial Clock".
d. <PIN>

This bit is used to clear a service request for $\mathrm{I}^{2} \mathrm{C}$ communication.
0y0: Invalid
$0 y 1$ : Clear service request

Note: Refer to Section 3.14.6.3 "Serial Clock".
e. <I2CM>

This bit enables or disables $\mathrm{I}^{2} \mathrm{C}$ operation.
0y0: Disable
0y1: Enable
The $<\mathrm{I} 2 \mathrm{CM}>$ bit cannot be cleared to 0 to disable $\mathrm{I}^{2} \mathrm{C}$ operation while transfer operation is being performed. Bofore clearing this bit, make sure that transfer operation is completely stopped by reading the status register.
f. <SWRES[1:0]>

Writing $0 y 10$ and then $0 y 01$ to these bits generates a software reset (reset width $=$ one fPCLK clock pulse).

If a software reset occurs, the SCL and SDA lines are forcefully released (driven high) to abort any ongoing transfer operation. All the settings except I2C0CR2<I2CM> are initialized. (I2C0DBR is not initialized.)

When generating a software reset, be sure to write 0 to I2C0CR2[7:4].
5. I2COSR ( $I^{2} \mathrm{CO}$ Status Register) (Read Only)

Address $=\left(0 x F 007 \_0000\right)+(0 x 000 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | MST | RO | OyO | Master/slave selection state monitor OyO: Slave <br> 0y1: Master |
| [6] | TRX | RO | OyO | Transmit/receive selection state monitor 0y0: Receiver 0y1: Transmitter |
| [5] | BB | RO | OyO | Bus state monitor OyO: The bus is free. $0 y 1$ : The bus is busy. |
| [4] | PIN | RO | Oy1 | Service request state and SCL line state monitor OyO: Service request present, SCL line = low 0y1: No service request, SCL line = free |
| [3] | AL | RO | Oy0 | Arbitration lost detection monitor Oy0: Invalid 0y1: Detected |
| [2] | AAS | RO | Oy0 | Slave address match detection monitor 0y0: Invalid 0y1: Detected |
| [1] | ADO | RO | Oy0 | General call detection monitor Oy0: Invalid 0y1: Detected |
| [0] | LRB | RO | Oy0 | Last received bit monitor Oy0: The bit received last is 0 . $0 y 1$ : The bit received last is 1 . |

[Description]
a. $<\mathrm{MST}>$

This bit monitors whether master or slave mode is selected.
0y0: Slave
$0 y 1$ : Master
b. <TRX>

This bit monitors whether transmission or reception mode is selected.
0y0: Reception
0y1: Transmission
c. $<\mathrm{BB}>$

This bit monitors the bus status.
0 y 0 : The bus is free.
$0 y 1$ : The bus is busy.
This bit is set to 1 after a start condition is detected on the bus. It is cleared to 0 on detection of a stop condition. When the device is operating as a slave, this bit is set to 1 to monitor the generation of a stop condition even if the device is not selected by the master and is not involved in transfer operation.

While this bit is set to 1 , the start condition cannot be generated.
d. <PIN>

This bit monitors the service request state and SCL state.
0y0: Service request present, SCL line = low
$0 y 1$ : No service request, SCL line $=$ free
e. <AL>

This bit monitors the detection of arbitration lost.
0y0: Invalid
0y1: Detected
f. <AAS>

This bit monitors the detection of a slave address match.
0 y 0 : Invalid
0y1: Detected
When the device is operating as a slave, this bit is set to 1 if the slave address sent from the master matches the slave address set in $\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{SA}[6: 0]>$. This bit is then cleared to 0 after the internal interrupt is released and remains 0 until a stop condition or a start condition by the restart procedure appears on the bus and it is again set to 1 by a slave address match in address transfer after that start condition.
g. $<\mathrm{AD} 0>$

This bit monitors the detection of a general call.
0y0: Invalid
0y1: Detected
This bit is set to 1 on detection of a general call (the SDA line is held low during address transfer after a start condition) and remains set until a stop condition or a start condition by the restart procedure appears on the bus. I2C0SR<AAS $>$ is also set to 1 on detection of a general call. However, this bit is cleared to 0 at the next data transfer as described earlier.
h. $<$ LRB $>$

This bit monitors the last received bit.
0 y 0 : The bit received last is 0 .
$0 y 1$ : The bit received last is 1 .
When acknowledge operation is enabled, this bit can be used to check whether or not the receiver has output an acknowledge signal (low) by reading the bit in the interrupt routine after the transfer. This monitor is effective regardless of whether the device is set as a transmitter or receiver.

Note: Rerer to Section 3.14.6.15 Register Values after a Software Reset ".
6. I2COPRS ( $I^{2} \mathrm{C} 0$ Prescaler Clock Set Register $)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 5]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[4: 0]$ | PRSCK[4:0] | R/W | Oy00001 | Prescaler clock frequency for generating the <br> serial clock <br> 0y00000: $\mathrm{p}=$ Divide by 32 <br> Oy00001: $\mathrm{p}=$ Divide by 1 <br> $:$ <br> Oy11111: $\mathrm{p}=$ Divide by 31 |

[Description]
a. $\langle\operatorname{PRSCK}[4: 0]>$

These bits are used to select the prescaler clock frequency for generating the serial clock.
0y00000: p = Divide by 32
0y00001: $\mathrm{p}=$ Divide by 1

0y11111: p = Divide by 31
Note: Refer to Section 3.14.5 "1. I2C0CR1 (I2C0 Control Register 1)" and Section 3.14.6.3 "Serial Clock".
7. I2COIE ( $I^{2} \mathrm{CO}$ Interrupt Enable Register)

Address $=\left(0 \times F 007 \_0000\right)+(0 \times 0014)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | IE | R/W | In0 interrupts <br> 0y0: Disable <br> 0y1: Enable |  |

[Description]
a. <IE $>$

This bit is used to enable or disable $\mathrm{I}^{2} \mathrm{C}$ interrupts.
0y0: Disable
0y1: Enable
8. I2COIR ( $I^{2} \mathrm{C} 0$ Interrupt Register $)$

Address $=\left(0 x F 007 \_0000\right)+(0 \times 0018)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:1] | - | - | Undefined | Read as undefined. Write as zero. |
| [0] | IS/IC | R/W | OyO | (Read) <br> Indicates $I^{2} \mathrm{C}$ interrupt status (before being disabled). <br> Oy0: No interrupt <br> 0y1: Interrupt generated <br> (Write) <br> Clears the $I^{2} \mathrm{C}$ interrupt. <br> 0y0: Invalid <br> 0y1: Clear |

[Description]
a. <IS/IC>
(Read)
This bit indicates the $\mathrm{I}^{2} \mathrm{C}$ interrupt status prior to masking by I2C0IE $<$ IE $>$.
0y0: No interrupt
$0 y 1$ : Interrupt generated
(Write)
This bit is used to clear the $\mathrm{I}^{2} \mathrm{C}$ interrupt.
0y0: Invalid
0y1: Clear
Writing 1 to this bit clears the $\mathrm{I}^{2} \mathrm{C}$ interrupt output (I2CINT0).
Writing 0 is invalid.

### 3.14.6 Functions

### 3.14.6.1 Slave Address Match Detection and General Call Detection

For a slave device, the following setting is made for slave address match detection and general call detection.
I2C0CR1<NOACK> enables or disables the slave address match detection and general call detection in slave mode.

Clearing I2C0CR1<NOACK> to 0 enables the slave address match detection and general call detection.

Setting I2C0CR1<NOACK> to 1 disables the slave address match detection and general call detection. The slave device ignores slave addresses and general calls sent from the master and returns no acknowledgement. I2CINT0 interrupt requests are not generated.

In master mode, I2C0CR1<NOACK> is ignored and has no effect on operation.
Note: If I2C0CR1<NOACK> is cleared to 0 during data transfer in slave mode, it remains 1 and an acknowledge signal is returned for the transferred data.
3.14.6.2 Number of Clocks for Data Transfer and Acknowledge Operation
(1) Number of clocks for data transfer

The number of clocks for data transfer is set through $12 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{BC}>$ and I2C0CR1<ACK>.
Setting I2C0CR1<ACK> to 1 enables acknowledge operation.
The master device generates clocks for the number of data bits to be transferred, and then generates an acknowledge clock and an I2CINT0 interrupt request.

The slave device counts clocks for the number of data bits, and then counts an acknowledge clock and generates an I2CINT0 interrupt request.
Clearing I2C0CR1<ACK> to 0 disables acknowledge operation.
The master device generates clocks for the number of data bits to be transferred, and then generates an I2CINT0 interrupt request.
The slave device counts clocks for the number of data bits, and then generates an I2CINT0 interrupt request.

When acknowledge operation is enabled in receiver mode, the device pulls I2C0DA low during the acknowledge clock period from the master to request the transfer of the next word. Conversely, by holding I2C0DA high during the acknowledge clock period from the master, the receiver device can indicate that it is not requesting the next word.

During address transmission (before a start condition is generated), both the master and slave must be configured for 8 -bit transfer with acknowledge enabled.


Table 3.14 .3 shows the relationship between the number of clocks for data transfer and the $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{BC}>$ and $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{ACK}>$ settings.

Table 3.14.3 Number of clocks for data transfer

|  | Acknowledge operation (I2C0CR1<ACK>) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BC[2:0] | Oy0: Disabled |  | Oy1: Enabled |  |
|  | Data length | Number of <br> clocks | Data length | Number of <br> clocks |
|  | 8 | 8 | 8 | 9 |
| 001 | 1 | 1 | 1 | 2 |
| 010 | 2 | 2 | 2 | 3 |
| 011 | 3 | 3 | 3 | 4 |
| 100 | 4 | 4 | 4 | 5 |
| 101 | 5 | 5 | 5 | 6 |
| 110 | 6 | 6 | 6 | 7 |
| 111 | 7 | 7 | 7 | 8 |

I2C0CR1<BC> is cleared to $0 y 000$ by a start condition.
This means that the slave address and direction bit are always transferred as 8-bit data. At other times, $<\mathrm{BC}>$ retains the set value.

Note: A slave address must be transmitted/received with I2C0CR1<ACK> set to 1 . If I2C0CR1<ACK> is cleared, the slave address match detection and direction bit detection cannot be performed properly.
(2) Acknowledge output

When acknowledge operation is enabled, I2C0DA changes during the acknowledge clock period as explained below.

- Master mode

The master transmitter releases I2C0DA during the acknowledge clock period to receive the acknowledge signal from the slave receiver.

The master receiver pulls I2C0DA low during the acknowledge clock period and to generate the acknowledge signal.

- Slave mode

When the received slave address matches the slave address set in I2C0AR<SA> or when a general call is received, the slave pulls I2C0DA low during the acknowledge clock period to generate the acknowledge signal.

In data transfer after a slave address match or a general call, the slave transmitter releases I2C0DA during the acknowledge clock period to receive the acknowledge signal from the master receiver.

The slave receiver pulls I2C0DA low during the acknowledge clock period to generate the acknowledge signal.

Table 3.14 .4 shows the I2C0CL and I2C0DA states when acknowledge operation is enabled.

Note: When acknowledge operation is disabled, no acknowledge clock is generated or counted and no acknowledge signal is output.

Table 3.14.4 I2COCL and I2CODA states when acknowledge is enabled

| Mode | Pin | Condition | Transmitter | Receiver |
| :--- | :--- | :--- | :--- | :--- |
| Master | I2C0CL | - | Adds the acknowledge <br> clock pulse. | Adds the acknowledge <br> clock pulse. |
|  | I2CODA | - | Releases the pin to <br> receive the acknowledge <br> signal. | Pulls the pin low as the <br> acknowledge signal. |
|  | I2C0CL | - | Counts the acknowledge <br> clock pulse. | Counts the acknowledge <br> clock pulse. |
|  | I2CODA | When a slave address <br> match is detected or a <br> general call is received. | - | Pulls the pin low as the <br> acknowledge signal. |
|  | During transfer after a <br> slave address match is <br> detected or a general call <br> is received | Releases the pin to <br> receive the acknowledge <br> signal. | Pulls the pin low as the <br> acknowledge signal. |  |

### 3.14.6.3 Serial Clock

(1) Clock source

I2C0CR1<SCK> is used to set the high and low periods of the serial clock to be output in master mode.

| SCK | $\mathrm{t}_{\text {HIGH }}$ (i / Tprsck) | $\mathrm{t}_{\text {Low( }} /$ Tprsck) |
| :---: | :---: | :---: |
|  | i | j |
| $0 y 000$ | 8 | 12 |
| 0y001 | 10 | 14 |
| 0y010 | 14 | 18 |
| $0 y 011$ | 22 | 26 |
| 0y100 | 38 | 42 |
| 0y101 | 70 | 74 |
| 0y110 | 134 | 138 |
| 0y111 | 262 | 266 |



Figure 3.14.12 I2CxCL output

Note: The $\mathrm{t}_{\text {нІGн }}$ period may differ from the specified value if the rising edge becomes blunt depending on the combination of bus load capacitance and pull-up resistor. If the clock synchronization function for synchronizing clocks from multiple clocks is used, the actual clock period may differ from the specified setting.

In master mode, the hold time when a start condition is generated and the setup time when a stop condition is generated are defined as thigh [s].

When I2C0CR2<PIN> is set to 1 in slave mode, the time to the release of I2C0CL is defined as thow [s].

In both master and slave modes, the high level period must be $4 / \mathrm{Tprsck}$ [s] or longer and the low level period must be $5 / \mathrm{Tprsck}$ [s] or longer for externally input serial clocks, regardless of the $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{SCK}>$ setting.


Figure 3.14.13 SCLK input

The serial clock rate to be output from the master is set through I2C0CR1<SCK[2:0]> and I2C0PRS<PRSCK[4:0]>. The prescaler clock which is divided according to I2C0PRS<PRSCK[4:0]> is used as the reference clock for generating the serial clock. The prescaler clock is further divided according to I2C0CR1<SCK[2:0]> and used as the serial clock. The default setting of the prescaler clock is "divide by 1 (= PCLK)".
<Serial transfer rate>
The serial clock rate ( Fscl ) is determined by prescaler setting value "p" (I2C0PRS $<\operatorname{PRSCK}[4: 0]>, \mathrm{p}=1-32$ ) and serial clock setting value "n" (2C0CR1<SCK[2:0]>, $\mathrm{n}=0-7$ ) based on the operating frequency (PCLK) as follows:

$$
\text { Serial clock rate Fscl }(\mathrm{kHz})=\frac{\operatorname{PCLK}(\mathrm{MHz})}{p \times\left(2^{n+2}+16\right)} \times 1000
$$

Note: $\quad$ The allowed range of prescaler setting value " $p$ " (I2COPRS<PRSCK[4:0]>) varies depending on the operating frequency (PCLK) and must satisfy the following condition:

50 ns < Prescaler clock width Tprsck (ns) $\leq 150$ ns

Note: Setting the prescaler clock width out of this range is prohibited in both master and slave modes.
The serial clock rate may not be constant due to the clock synchronization function.

| SCK[2:0] (n) |  | PRSCK [4:0] = (p) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Oy00001 (divide by 1) | Oy01101 (divide by 13) | 0y00000 (divide by 32) |  |
|  |  | (Ratio to PCLK) |  |  |  |
| 0 | 0 | 0 | 20 | 260 | 640 |
| 0 | 0 | 1 | 24 | 312 | 768 |
| 0 | 1 | 0 | 32 | 416 | 1024 |
| 0 | 1 | 1 | 48 | 624 | 1536 |
| 1 | 0 | 0 | 80 | 1040 | 2560 |
| 1 | 0 | 1 | 144 | 1872 | 4608 |
| 1 | 1 | 0 | 272 | 3536 | 8704 |
| 1 | 1 | 1 | 528 | 6864 | 16896 |

Writes to these bits must be done before a start condition is generated or after a stop condition is generated. Writes during transfer will cause unexpected operation.
<Prescaler clock width (= noise cancellation width)>
The prescaler clock width (Tprsck) (= noise cancellation width) is determined by prescaler setting value " p " ( $\mathrm{I} 2 \mathrm{COPRS}<\operatorname{PRSCK}[4: 0]>, \mathrm{p}=1-32$ ) based on the operating frequency (PCLK) as follows:
$\underset{(=\text { Noise cancellation width })}{\text { Prescaler clock width Tprsck (ns) }}=\frac{1}{\operatorname{PCLK~(MHz)}} \times 1000 \times \mathrm{p}$
(2) Clock synchronization

The $\mathrm{I}^{2} \mathrm{C}$ bus is driven by the wired AND method, and a master device that first pulls down the clock line low invalidates the clock outputs from other masters on the bus. Masters who are keeping the clock line high need to detect this situation and act as required.
$\mathrm{I}^{2} \mathrm{C}$ has a clock synchronization function to ensure proper transfer operation even when multiple masters exist on the bus.
The clock synchronization procedure is explained below using an example where two masters simultaneously exist on the bus.


Figure 3.14.14 Example of clock synchronization
As Master A pulls I2C0CL low at point "a", the SCL line of the bus becomes low. After detecting this situation, Master B resets the high level period count and pulls I2C0CL low.

Master A finishes counting the low level period at point "b" and sets I2C0CL to high. Since Master B is still holding the SCL line low, Master A does not start counting the high level period. Master A starts counting the high level period after Master B sets I2C0CL to high at point " $c$ " and the SCL line of the bus becomes high.

Then, after counting the high level period, Master A pulls I2C0CL low and the SCL line of the bus becomes low.
The clock operation on the bus is determined by the master device with the shortest high level period and the master device with the longest low level period among master devices connected to the bus.

### 3.14.6.4 Master/Slave Selection

When I2C0CR2<MST> is set to $1, \mathrm{I}^{2} \mathrm{C}$ is configured as a master device.
When I2C0CR2<MST> is cleared to 0 , it is configured as a slave device.
I2C0SR $<$ MST $>$ is cleared to 0 by hardware when a stop condition or arbitration lost is detected on the bus.

### 3.14.6.5 Transmitter/Receiver Selection

When I2C0CR2<TRX> is set to $1, \mathrm{I}^{2} \mathrm{C}$ is configured as a transmitter. When I2C0CR2<TRX> is cleared to 0 , it is configured as a receiver.

In $\mathrm{I}^{2} \mathrm{C}$ data transfer in slave mode, $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{TRX}>$ is set to 1 by hardware if the direction bit (R/W) sent from the master is 1 , and is cleared to 0 if the direction bit is 0 .

In master mode, I2C0SR<TRX> is cleared to 0 by hardware, after acknowledge is returned from the slave device, if the transmitted direction bit is 1 , and is set to 1 if the direction bit is 0 . If no acknowledge is returned, I2C0SR<TRX> remains unchanged.

I2C0SR<TRX> is cleared to 0 by hardware when a stop condition or arbitration lost is detected on the bus. Table 3.14 .5 summarizes the operation of I2C0SR<TRX> in slave and master modes.

Note: When I2COCR1<NOACK> = 1, the slave address detection and general call detection are disabled, and thus I2COSR<TRX> remains unchanged.

Table 3.14.5 I2COSR<TRX> operation in slave and master modes

| Mode | Direction bit | Condition for state change | Changed <TRX> <br> state |
| :--- | :---: | :---: | :---: |
| Slave <br> mode |  | When the received slave address <br> matches the slave address set in <br> I2COAR<SA> | 0 |
|  | 1 |  | 0 |

When $\mathrm{I}^{2} \mathrm{C}$ is used with the free data format, the slave address and direction bit are not recognized and bits immediately following a start condition are handled as data. Therefore, I2C0SR<TRX> is not changed by hardware.

### 3.14.6.6 Generation of Start and Stop Conditions

When I2C0SR<BB> = 0, writing 1 to I2C0CR2<MST>, I2C0CR2<TRX>, I2C0CR2<BB> and I2C0CR2<PIN $>$ causes a start condition, the slave address written in the data buffer register and direction bit to be sent out on the bus. I2C0CR1<ACK> must be set to 1 before a start condition is generated.


Figure 3.14.15 Start condition and slave address generation
When I2C0SR<BB> = 1 , writing 1 to I2C0CR2<MST>, I2C0CR2<TRX>, I2C0CR2<PIN> and 0 to I2C0CR2<BB> initiates a sequence for sending out a stop condition on the bus.

At this time, if the SCL line is pulled low by another device, a stop condition is generated after the SCL line is released.


SCL (line)

Internal SDA output (Master A)
Internal SDA output (Master B)

SDA line


Figure 3.14.16 Stop condition generation

The bus status can be checked by reading $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{BB}>$. $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{BB}>$ is set to 1 (bus busy) when a start condition is detected on the bus, and is cleared to 0 (bus free) when a stop condition is detected.

The following table shows typical setting examples according to the I2C0SR state.
Although the $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{MST}>,<\mathrm{TRX}>,<\mathrm{BB}>$ and $<\mathrm{PIN}>$ bits are given independent functions, they are used in typical combinations, as shown below, according to the I2C0SR setting.

| I2C0SR |  |  | I2C0CR2 |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| [7]MST | $[5] B B$ | $[4]$ PIN | $[7] M S T$ | $[6]$ TRX | $[5] B B$ | $[4]$ PIN |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | Wait for a start condition as a slave. |
|  |  |  | 1 | 1 | 1 | Generate a start condition. |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | Generate a stop condition. |
|  |  |  | 0 | 0 | 1 | Release the internal interrupt for restart. |  |

When writing to these bits, be careful not to inadvertently change I2COCR2<12CM>.

### 3.14.6.7 Interrupt Service Request and Cancel

In master mode, after the number of bits specified by I2C0CR1<BC> and I2C0CR1<ACK> have been transferred, an I2CINT0 interrupt request is generated.

In slave mode, an I2CINT0 interrupt request is also generated by the following conditions in addition to the above condition:

- When I2C0CR1<NOACK> is 0 , after the acknowledge signal is output to indicate that the received slave address has matched the slave address set in I2C0AR<SA>
- When I2C0CR1<NOACK> is 0, after the acknowledge signal is output to indicate that a general call has been received.
- When data transfer is completed after a matched slave address or a general call is received.
When an I2CINT0 interrupt request is generated, I2C0SR<PIN> is cleared to 0 . While $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{PIN}>$ is $0, \mathrm{I} 2 \mathrm{C} 0 \mathrm{CL}$ is pulled low.


Writing data into I 2 C 0 DBR sets $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{PIN}>$ to 1 .
It takes the thow period for I2C0CL to be released after I2C0SR<PIN> is set to 1 . I2C0CR2<PIN> can be set to 1 by writing 1 whereas it cannot be cleared to 0 by writing 0 .

### 3.14.6.8 $I^{2} \mathrm{C}$ Bus Mode

When $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{I} 2 \mathrm{CM}>$ is set to $1, \mathrm{I}^{2} \mathrm{C}$ bus mode is selected.
Before enabling I ${ }^{2} \mathrm{C}$ bus mode, make sure that the I2C0DA and I2C0CL pins are high and then set $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{I} 2 \mathrm{CM}>$ to 1 . Before initializing $\mathrm{I}^{2} \mathrm{C}$, make sure that the bus is free and then clear $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{I} 2 \mathrm{CM}>$ to 0 .

Note: When $12 C 0 C R 2<12 C M>=0$, no value can be written to bits in the $12 C 0 C R 2$ register other than $I 2 C 0 C R 2<I 2 C M>$. Before setting I2C0CR2, write 1 to $I 2 C 0 C R 2<I 2 C M>$ to select $I^{2} C$ bus mode.

### 3.14.6.9 Software Reset

$\mathrm{I}^{2} \mathrm{C}$ has a software reset function. If $\mathrm{I}^{2} \mathrm{C}$ locks up due to noise, etc., it can be initialized by this function.

A software reset can be generated by writing $0 y 10$ and then $0 y 01$ to I2C0CR2<SWRES[1:0]>.

After a software reset, $\mathrm{I}^{2} \mathrm{C}$ is initialized except the $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{I} 2 \mathrm{CM}>$ bit and the I2C0DBR register.

### 3.14.6.10 Arbitration Lost Detection Monitor

Since the $\mathrm{I}^{2} \mathrm{C}$ bus allows multiple masters to exist simultaneously, the bus arbitration feature must be implemented to ensure the integrity of transferred data.

The $\mathrm{I}^{2} \mathrm{C}$ bus uses data on the SDA line for bus arbitration.
The following shows an example of the bus arbitration procedure when two master devices exist on the bus simultaneously.
Master A and Master B output the same data until point "a", where Master B outputs 1 and Master A outputs 0 . This causes the SDA line to be pulled low by Master A since the SDA line is driven by the wired AND method.

When the SCL line rises at point "b", the slave device captures the data on the SDA line, i.e., the data from Master A.

At this time, the data output from Master B becomes invalid. This is called "arbitration lost". Master B that lost arbitration must release I2C0DA and I2C0CL so that Master A can use the bus without any hindrance. If more than one master outputs identical data on the first word, the arbitration procedure is continued on the second word.

SCL (line)

Internal SDA output
(Master A)
Internal SDA output (Master B)
SDA line


Figure 3.14.18 Arbitration lost

Master B compares the level of I2C0DA with the level of the SDA line on the bus on the rising edge of the SCL line. If the two levels do not match, arbitration lost is determined and I2C0SR<AL> is set to 1 .

When $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{AL}>$ is set to $1, \mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{MST}>$ and $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{TRX}>$ are cleared to 0 , thereby selecting slave receiver mode. Thus, after I2C0SR<AL> is set to 1, Master B stops clock output. After the data transfer on the bus is completed, I2C0SR<PIN> is cleared to 0 and I2C0CL is pulled low.

I2C0SR<AL> is cleared to 0 when data is written to or read from I2C0DBR or when data is written to I2C0CR2.


Figure 3.14.19 Arbitration lost operation (with internal flags associated with Master B)

### 3.14.6.11 Slave Address Match Detection Monitor

$\mathrm{I}^{2} \mathrm{C}$ bus mode ( $\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{ALS}>=0$ ) allows slave address match detection when slave mode is selected.

Clearing I2C0CR1<NOACK> to 0 enables the slave address match detection. When a general call is received or the slave address sent from the master matches the slave address set in I2C0AR<SA>, I2C0SR<AAS> is set to 1 .

Setting I2C0CR1<NOACK> to 1 disables the slave address match detection. Even if a general call is received or the salve address sent from the master matches the slave address set in I2C0AR<SA>, I2C0SR<AAS> remains 0 .

When the free data format is used (I2C0AR<ALS $>=1$ ), it is not used as address match detection, and I2C0SR<AAS> is set to 1 upon receipt of the first word of data. It is cleared to 0 when data is written to or read from I2C0DBR.


Figure 3.14.20 Changes in the slave address match monitor
3.14.6.12 General Call Detection Monitor
$\mathrm{I}^{2} \mathrm{C}$ bus mode $(\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{ALS}>=0)$ also allows the detection of a general call as well as slave address match in slave mode.

When $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 1<\mathrm{NOACK}>=0, \mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{AD} 0>$ is set to 1 when a general call ( 8 bits received immediately after a start condition are all 0 s ) is received. (At this time, $\mathrm{I} 2 \mathrm{C} 0 \mathrm{SR}<\mathrm{AAS}>$ is also set to 1.)

Setting I2C0CR1<NOACK> to 1 disables the slave address match detection and general call detection. I2C0SR<AD0> remains 0 even if a general call is received. (At this time, I2C0SR<AAS> also remains 0.)

I2C0SR<AD0> is cleared to 0 when a start or stop condition is detected on the bus.


I2CINTO interrupt request

Figure 3.14.21 Changes in the general call detection monitor

### 3.14.6.13 Last Received Bit Monitor

I2C0SR<LRB> stores the SDA line value captured on every rising edge of the SCL line.
When acknowledge operation is enabled, the acknowledge signal is read from I2C0SR<LRB> immediately after generation of an I2CINT0 interrupt request.


I2CINTO interrupt request

Figure 3.14.22 Changes in the last received bit monitor
3.14.6.14 Setting the Slave address and Address Recognition Mode

To use $\mathrm{I}^{2} \mathrm{C}$ in $\mathrm{I}^{2} \mathrm{C}$ bus mode, clear $\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{ALS}>$ to 0 and set a slave address in $\mathrm{I} 2 \mathrm{C} 0 \mathrm{AR}<\mathrm{SA}>$.
To use the free data format in which slave addresses are not recognized, set I2C0AR<ALS> to 1. When $\mathrm{I}^{2} \mathrm{C}$ is used with the free data format, the slave address and direction bit are not recognized and bits immediately following a start condition are handled as data.

## [Notes on Specifications]

### 3.14.6.15 Register Values after a Software Reset

A software reset initializes the $\mathrm{I}^{2} \mathrm{C}$ registers other than $\mathrm{I} 2 \mathrm{C} 0 \mathrm{CR} 2<\mathrm{I} 2 \mathrm{CM}>$ and internal circuitry and releases the SCL and SDA lines. (Refer to Section 3.14.6.3"(2) Clock synchronization".)

However, depending on read timing after a software reset, reading I2C0SR $<$ LRB $>$ may return a value other than the initial value (0).
$<$ When a software reset releases $\operatorname{SCL}(0 \rightarrow 1)$ while $\operatorname{SDA}=1>$


### 3.15 SSP (Synchronous Serial Port)

This LSI contains the SSP (SSP: Synchronous Serial Port) comprised of two channels.
The SSP has the following features:

|  | Channel 0 | Channel 1 |
| :---: | :---: | :---: |
| Communication protocol | Synchronous serial communication that | udes SPI : 3 types |
| Operation mode | Master/ Slave mode support |  |
| Transmit FIFOs | 16-bit wide, 8 locations deep |  |
| Receive FIFOs | 16 -bit wide, 8 locations deep |  |
| Transmit/Receive data size | 4 to 16 bits |  |
| Interrupt type | Transmit interrupt <br> Receive interrupt <br> Receive overrun interrupt <br> Timeout interrupt |  |
| Baud rate | Master mode: $\mathrm{f}_{\text {PcLk }} / 2$ (Max 20 Mbps ) <br> Slave mode: $\mathrm{f}_{\mathrm{PCLK}} / 12$ (Max 8.33 Mbps ) |  |
| DMA | Support |  |
| Internal test function | Internal loopback test mode available |  |
| Control pins | SPOCLK <br> SPOFSS <br> SPODO <br> SPODI | SP1CLK <br> SP1FSS <br> SP1DO <br> SP1DI |

### 3.15.1 Block Diagrams



Figure 3.15.1 Block diagram of SSP

### 3.15.2 SSP Overview

This LSI contains the SSP comprised of two channels (channel 0 and channel 1). Since the two channels operate identically, operational descriptions are provided for channel 0 only.

The SSP is an interface for serial communication with peripheral devices that have three types of synchronous serial interfaces.

The SSP performs serial-to-parallel conversion on data received from a peripheral device. The transmit and receive paths are buffered with a 16 -bit wide, 8 locations deep independent transmit FIFO and receive FIFO in transmit mode and receive mode, respectively. Serial data is transmitted on SP0DO and received on SP0DI.

The SSP contains a programmable prescaler to generate the serial output clock SP0CLK from the input clock PCLK. The SSP operating mode, frame format and size are programmed through the control registers SSP0CR0 and SSP0CR1.
(1) Clock prescaler

When configured as a master, a clock prescaler comprising two serially linked free-running counters is used to provide the serial output clock SP0CLK.

This clock prescaler can be programmed, through the SSP0CPSR register, to divide PCLK by a factor of 2 to 254 in steps of two. By not using the least significant bit of the SSP0CPSR register, division by an odd number cannot be programmed.

The output of the prescaler is further divided by a factor of 1 to 256 , obtained by adding one to the value programmed in the SSP0CR0 control register, to give the master output clock SP0CLK.

Bit rate $=\mathrm{f}_{\text {PCLK }} /(\mathrm{CPSDVSR} \times(1+\mathrm{SCR}))$


Figure 3.15.2 Block diagram of Clock prescaler
(2) Transmit FIFO

The transmit FIFO buffer of 16 -bit wide, 8 locations deep are shared with Master mode and Slave mode.
(3) Receive FIFO

The receive FIFO buffer of 16 -bit wide, 8 locations deep are shared with Master mode and Slave mode.

## (4) Interrupt

Four individual maskable interrupts are supported by the SSP.
A combined interrupt output is also generated as an OR function of the individual interrupt requests.

- Transmit interrupt: Indicates that TxFIFO is more than half empty.
(Number of valid entries in TxFIFO $\leq 4$ )
- Receive interrupt: Indicates that RxFIFO is more than half full.
(Number of valid entries in RxFIFO $\geq 4$ )
- Timeout interrupt: Indicates that data is present in RxFIFO and has not been read before a timeout period expires.
- Receive overrun interrupt: Indicates that data is written to RxFIFO when it is full.

Each of the four individual maskable interrupts can be masked by setting the appropriate bit in the interrupt mask set and clear register. Setting the appropriate mask bit High enables the interrupt.
(a) Transmit interrupt

The transmit interrupt is asserted when there are four or less valid entries in the transmit FIFO. The transmit interrupt is generated even when SSP operation is disabled (SSPxCR1<SSE> $=0$ ).

The initial transmit data can be written into the transmit FIFO by using this interrupt.

## (b) Receive interrupt

The receive interrupt is asserted when there are four or more valid entries in the receive FIFO.

The transmit and receive interrupt requests are generated and cleared dynamically by monitoring the number of valid entries in the transmit and receive FIFOs. No interrupt request clear register is available.
(c) Timeout interrupt

The receive timeout interrupt is asserted when the receive FIFO is not empty and the SSP has remained idle for a fixed duration of 32 -bit period (bit rate). This mechanism ensures that the user is aware that data is still present in the receive FIFO and requires servicing. The timeout interrupt is generated both in master and slave modes. When the timeout interrupt is generated, read all the data in the receive FIFO. Data can be transmitted/received without reading all the data in the receive FIFO provided that the receive FIFO has empty space for receiving the data to be transmitted. The timeout interrupt is cleared when a transfer is started. If a transfer is performed when the receive FIFO is full, the timeout interrupt is cleared and the overrun interrupt is generated.

(d) Receive overrun interrupt

When the receive FIFO is already full and an additional (9th) data frame is received, the receive overrun interrupt is asserted immediately after the completion of the current transfer. Once the receive overrun error occurs, any subsequent data received (including the 9th data frame) is invalid and discarded. However, if the data in the receive FIFO is read while the 9th data frame is being received (before the receive overrun interrupt occurs), the 9th data frame is written into the receive FIFO as valid data. To perform proper transfer operation after the receive overrun error occurred, write 1 to the receive overrun interrupt clear register and then read all the data in the receive FIFO. Data can be transmitted/received without reading all the data in the receive FIFO provided that the receive FIFO has empty space for receiving the data to be transmitted. If the receive FIFO is not read (when it is not empty) for a fixed duration of 32 -bit period (bit rate) after the receive overrun interrupt has been cleared, the timeout interrupt is generated.
(e) Combined interrupt

The individual masked sources of the above four interrupts are also combined into a single interrupt. The combined interrupt INTS [12] is asserted if any of the four interrupts is asserted.
(5) DMAC

The SSP provides an interface to connect to a DMA controller.

### 3.15.3 SPP Operation

## (1) Configuring the SSP

The SSP communication protocol must be configured while the SSP is disabled.
Set the frame format in the control register SSP0CR0, and select master or slave mode in the control register SSP0CR1. The communication rate need also be set by programming the prescale register SSP0CPSR and SSP0CR0<SCR>.
This SSP supports the following frame formats:

- SPI
- SSI
- Microwire
(2) Enabling the SSP

Transmission of data begins when SSP operation is enabled after transmit data has been written into the transmit FIFO or when transmit data is written into the transmit FIFO after SSP operation has been enabled.
However, if the transmit FIFO has four entries or less when SSP operation is enabled, the transmit interrupt will be generated. It is possible to use this interrupt to write the initial transmit data.

Note: When using the SPI slave mode without using the FSS pin, be sure to write 1 byte or more of data into the transmit FIFO before enabling SSP operation. If SSP operation is enabled while the transmit FIFO is empty, transfer data cannot be output properly.
(3) Clock ratios

The PCLK frequency setting must satisfy the following conditions:
[Master mode]
$\mathrm{f}_{\text {SPocle }}(\max )$ : $\mathrm{f}_{\text {PCLK }} / 2$
$\mathrm{f}_{\text {SPoclk }}(\mathrm{min})$ : fpcLk $/(254 \times 256)$
[Slave mode]
$\mathrm{f}_{\text {SPOCLK }}(\max )$ : fecle / 12
$\mathrm{f}_{\text {SPocLK }}(\mathrm{min})$ : fecLK $/(254 \times 256)$
(4) Frame format

Each frame format is between 4 to 16 bits long depending on the size of data programmed, and is transmitted starting with the MSB.

## - Serial clock (SP0CLK)

For SSI and Microwire frame formats, the serial clock (SP0CLK) is held Low while the SSP is idle. For SPI frame format, the serial clock (SPOCLK) is held inactive while the SSP is idle. SPOCLK is output at the specified bit rate only while data is being transmitted.

- Serial frame (SP0FSS)

For SPI and Microwire frame formats, the serial frame (SP0FSS) pin is active Low, and is asserted during the entire transmission of the frame.
For SSI frame format, the SP0FSS pin is asserted for one bit rate period prior to the transmission of each frame. For this frame format, output data is transmitted on the rising edge of SP0CLK, and input data is received on the falling edge.

- Microwire frame format

The Microwire format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8 -bit control message is transmitted to the slave. During this transmission, no incoming data is received by the SSP. After the message has been sent, the slave decodes it and, after waiting one serial clock period after the last bit of the 8 -bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

The details of each frame format are described below.

## 1) SSI frame format

In this mode, SP0CLK and SP0FSS are forced Low and the transmit data line SPODO is put in the Hi-Z state whenever the SSP is idle. When data is written into the transmit FIFO, the master pulses the SP0FSS line High for one SP0CLK period. The transmit data is transferred from the transmit FIFO to the transmit serial shift register. On the next rising edge of SP0CLK, the MSB of the 4 to 16 -bit data frame is shifted onto the SP0DO pin.
Likewise, the MSB of the received data is input to the SP0DI pin on the falling edge of SP0CLK. The received data is transferred from the serial shift register to the receive FIFO on the first rising edge of SP0CLK after the LSB has been latched.

SSI frame format (single transfer)


SSI frame format (continuous transfer)


## 2) SPI

The SPI interface is a four-wire interface where the SP0FSS signal behaves as a slave select. The main feature of the SPI format is that the operation timing of SP0CLK is programmable through the $<\mathrm{SPO}>$ and $<\mathrm{SPH}>$ bits in the SSP0CR0 control register.

SSP0CR0<SPO>
SSP0CR0<SPO> specifies the SP0CLK level during idle periods.
<SPO> = 1: SP0CLK is held High.
$<\mathrm{SPO}>=0: \quad$ SP0CLK is held Low.

## SSP0CR0<SPH>

SSP0CR0<SPH> selects the clock edge for latching data.
SSP0CR0<SPH> = 0: Data is latched on the first clock edge.
SSP0CR0<SPH> = 1: Data is latched on the second clock edge.

SPI operation examples:
SPI (single transfer, <SPO> = $0 \&<\mathrm{SPH}>=0$ )



In this configuration, during idle periods:

- SP0CLK is forced Low
- SP0FSS is forced High
- the transmit data line SP0DO is undefined.

When the SSP is configured as the master and there is valid data in the transmit FIFO, SP0FSS is driven Low and transmission is started.

One half SP0CLK clock later, valid data is transferred to the SP0DO pin. One further half SP0CLK period later, the SP0CLK master clock pin goes High.

For single transfers, SP0FSS is returned to High (idle state) one SP0CLK period later after the last bit has been latched. For continuous transfers, SP0FSS must be pulsed High between each data transfer.
3) Microwire frame format

Microwire frame format (single transfer)


Microwire format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using master-slave data communications. In this configuration, during idle periods:

- SP0CLK is forced Low
- SP0FSS is forced High
- the transmit data line SP0DO is undefined.

Data transmission is started by writing control data into the transmit FIFO.
The falling edge of SP0FSS causes the data in the transmit FIFO to be output on the SP0DO pin. During the transmission of 8-bit control data, the SP0FSS pin remains Low and the SP0DI pin remains in the $\mathrm{Hi}-\mathrm{Z}$ state.

The off-chip slave device latches each control bit on each rising edge of SP0CLK. After latching the last control bit, the slave device decodes the control byte during one clock period and responds by transmitting data back to the SSP.

Note: When the SSP of this microcontroller is used in slave mode, the SSP responds to every control data.

Each bit of response data is driven onto the SP0DI line on the falling edge of SP0CLK. The master SSP in turn latches each bit on the rising edge of SP0CLK. For single transfers, the SP0FSS signal is pulled High one clock period after the last bit has been latched by the master SSP.

Note: When the SSP of this microcontroller is used in slave mode using Microwire frame format, the SSP responds to every control data because it has no capability to decode control data from the master. For this reason, the SSP does not support multi-slave systems. When the SSP is used in master mode, it is not possible to connect multiple slave devices. The SSP must always be used in a single-master, single-slave system.

Microwire frame format (continuous transfer)


For continuous transfers, data transmission begins and ends in the same manner as single transfers. The SP0FSS line is always asserted (held Low). The control byte of the next frame follows directly after the LSB of the received data from the current frame.
(5) DMA interface

The DMA operation of the SSP is controlled through the DMA control register, SSP0DMACR.

When there are more data than the watermark level (half of the FIFO) in the receive FIFO, the receive DMA request is asserted.

When the amount of data left in the receive FIFO is less than the watermark level (half of the FIFO), the transmit DMA request is asserted.

To clear the transmit/receive DMA request, an input pin for the transmit/receive DMA request clear signals, which are asserted by the DMA controller, is provided.

Set the DMA burst length to 4 words.

* For the remaining three characters, the SSP does not assert the burst request.

Each request signal remains asserted until the relevant DMA clear signal is asserted. After the request clear signal is deasserted, a request signal can become active again, depending on the conditions described above. All request signals are deasserted if the SSP is disabled or the DMA enable signal is cleared.

The following table shows the trigger points for DMABREQ, for both the transmit and receive FIFOs.

Burst length

| Watermark level | Transmit | Receive |
| :---: | :---: | :---: |
|  | (number of empty locations) | (number of filled locations) |
| $1 / 2$ | 4 | 4 |

### 3.15.4 Description of Registers

The following lists the SFRs:

- SSP0

Base address = 0xF200_2000

| Register <br> Name | Address <br> (base + ) |  |
| :--- | :--- | :--- |
| SSP0CR0 | $0 \times 0000$ | Sescription |
| SSP0CR1 | $0 \times 0004$ | SSP0 Control register 1 |
| SSP0DR | $0 \times 0008$ | SSP0 Data register |
| SSP0SR | $0 \times 000 \mathrm{C}$ | SSP0 Status register |
| SSP0CPSR | $0 \times 0010$ | SSP0 Clock prescale register |
| SSPOIMSC | $0 \times 0014$ | SSP0 Interrupt mask set and clear register |
| SSPORIS | $0 \times 0018$ | SSP0 Raw interrupt status register |
| SSPOMIS | $0 \times 001 C$ | SSP0 Masked interrupt status register |
| SSPOICR | $0 x 0020$ | SSP0 Interrupt clear register |
| SSPODMACR | $0 x 0024$ | DMA Control register |
| - | $0 x 0028$ to 0xFFC | Reserved |

- SSP1

Base address = 0xF200_3000

| Register <br> Name | Address <br> $($ base + ) |  |
| :--- | :--- | :--- |
| SSP1CR0 | $0 \times 0000$ | SSP1 Control register 0 |
| SSP1CR1 | $0 \times 0004$ | SSP1 Control register 1 |
| SSP1DR | $0 \times 0008$ | SSP1 Data register |
| SSP1SR | $0 \times 000 \mathrm{C}$ | SSP1 Status register |
| SSP1CPSR | $0 \times 0010$ | SSP1 Clock prescale register |
| SSP1IMSC | $0 \times 0014$ | SSP1 Interrupt mask set and clear register |
| SSP1RIS | $0 \times 0018$ | SSP1 Raw interrupt status register |
| SSP1MIS | $0 x 001 \mathrm{C}$ | SSP1 Masked interrupt status register |
| SSP1ICR | $0 \times 0020$ | SSP1 Interrupt clear register |
| SSP1DMACR | $0 \times 0024$ | DMA Control register |
| - | $0 x 0028$ to 0xFFC | Reserved |

1. SSPOCRO (SSPO Control register 0)

| Address $=\left(0 x F 200 \_2000\right)+(0 \times 0000)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15:8] | SCR | R/W | OyO | Parameter for setting the serial clock rate: $0 x 00 \text { to } 0 x F F$ <br> (See [Description] below.) |
| [7] | SPH | R/W | OyO | SPCLK phase <br> Oy0: Data is latched on the first clock edge <br> $0 y 1$ : Data is latched on the second clock edge <br> (Applicable to SPI frame format only. See "2) SPI".) |
| [6] | SPO | R/W | Oy0 | SPCLK polarity <br> OyO: SPOCLK is held Low <br> 0y1: SP0CLK is held High <br> (Applicable to SPI frame format only. <br> See "2) SPI".) |
| [5:4] | FRF | R/W | 0y00 | Frame format: <br> 0y00: SPI frame format <br> 0y01: SSI frame format <br> 0y10: Microwire frame format <br> 0y11: Reserved, undefined operation |
| [3:0] | DSS | R/W | 0y0000 | Data size select: <br> Oy0000: Reserved. undefined operation <br> 0y0001: Reserved. undefined operation <br> 0y0010: Reserved, undefined operation <br> 0y0011: 4-bit data <br> 0y0100: 5-bit data <br> 0y0101: 6-bit data <br> 0y0110: 7-bit data <br> 0y0111: 8-bit data <br> 0y1000: 9-bit data <br> 0y1001: 10-bit data <br> 0y1010: 11-bit data <br> 0y1011: 12-bit data <br> 0y1100: 13-bit data <br> 0y1101: 14-bit data <br> 0y1110: 15-bit data <br> 0y1111: 16-bit data |

## 2. SSP1CR0 (SSP1 Control register 0)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15:8] | SCR | R/W | OyO | Parameter for setting the serial clock rate: $0 \times 00$ to 0xFF |
| [7] | SPH | R/W | Oy0 | SPCLK phase <br> (Applicable to SPI frame format only. See " 2 ) SPI".) |
| [6] | SPO | R/W | OyO | SPCLK polarity <br> (Applicable to SPI frame format only. See " 2 ) SPI". |
| [5:4] | FRF | R/W | 0y00 | Frame format: <br> 0y00: SPI frame format <br> 0y01: SSI frame format <br> 0y10: Microwire frame format <br> 0y11: Reserved, undefined operation |
| [3:0] | DSS | R/W | $0 y 0000$ | Data size select: <br> 0y0000: Reserved, undefined operation <br> 0y0001: Reserved, undefined operation <br> 0y0010: Reserved, undefined operation <br> 0y0011: 4-bit data <br> 0y0100: 5-bit data <br> 0y0101: 6-bit data <br> 0y0110: 7-bit data <br> 0y0111: 8-bit data <br> 0y1000: 9-bit data <br> 0y1001: 10-bit data <br> 0y1010: 11-bit data <br> 0y1011: 12-bit data <br> 0y1100: 13-bit data <br> 0y1101: 14-bit data <br> 0y1110: 15-bit data <br> 0y1111: 16-bit data |

## [Description]

a. <SCR>

The <SCR> value is used to generate the transmit and receive bit rate of the SSP.

The bit rate is:

Bit rate $=$ frcLK $/(<$ CPSDVSR $>\times(1+<$ SCR $>))$

Please refer to SSPxCPSR register about <CPSDVSR>.
3. SSP0CR1 (SSP0 Control register 1)

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Write as zero. |
| [3] | SOD | R/W | OyO | Slave mode SPODO output disable: <br> OyO: Enable <br> 0y1: Disable |
| [2] | MS | R/W | OyO | Master/slave mode select: Oy0: The device is a master. $0 y 1$ : The device is a slave. |
| [1] | SSE | R/W | OyO | SSP enable: <br> OyO: Disable <br> 0y1: Enable |
| [0] | Reserved | R/W | Oyo | Write as zero. |

4. SSP1CR1 (SSP1 control register 1)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Write as zero. |
| [3] | SOD | R/W | OyO | Slave mode SPODO output disable: <br> 0y0: Enable <br> 0y1: Disable |
| [2] | MS | R/W | OyO | Master/slave mode select: 0y0: The device is a master. 0y1: The device is a slave. |
| [1] | SSE | R/W | OyO | SSP enable: <br> OyO: Disable <br> 0y1: Enable |
| [0] | Reserved | R/W | Oy0 | Write as zero. |

[Description]
a. <SOD>

Slave mode output disable. This bit is relevant only in the slave mode ( $<\mathrm{MS}>=1$ ).
b. <MS>

Master/slave mode select. When transmit mode with Slave mode, must be set it in the following order.

1. Set to Slave mode $(<\mathrm{MS}>=1)$
2. Set transmit data to FIFO
3. Set SSP to enable (<SSE> = 1)
4. SSPODR (SSPO Data register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15:0] | DATA | R/W | 0x0000 | Transmit/receive FIFO data: $0 \times 00$ to 0xFF |

6. SSP1DR (SSP1 Data register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 200 \_3000\right)+(0 x 0008)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[15: 0]$ | DATA | R/W | 0x0000 | Transmit/receive FIFO data: <br> $0 \times 00$ to 0xFF |

[Description]
a. <DATA>

Read: Receive FIFO
Write: Transmit FIFO
You must right-justify data when the SSP is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies.
7. SSP0SR (SSPO Status register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:5] | - | - | Undefined | Read as undefined. |
| [4] | BSY | RO | OyO | Busy flag: <br> OyO: IDLE <br> 0y1: Busy |
| [3] | RFF | Ro | Oy0 | Receive FIFO full flag: OyO: Receive FIFO is not full. 0y1: Receive FIFO is full. |
| [2] | RNE | RO | Oy0 | Receive FIFO empty flag: OyO: Receive FIFO is empty. Oy1: Receive FIFO is not empty |
| [1] | TNF | RO | Oy1 | Transmit FIFO full flag: Oy0: Transmit FIFO is full. 0y1: Transmit FIFO is not full. |
| [0] | TFE | RO | Oy1 | Transmit FIFO empty flag: 0y0: Transmit FIFO is not empty. Oy1: Transmit FIFO is empty. |

8. SSP1SR (SSP1 Status register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:5] | - | - | Undefined | Read as undefined. |
| [4] | BSY | RO | OyO | Busy flag: 0y0: IDLE 0y1: Busy |
| [3] | RFF | RO | OyO | Receive FIFO full flag: OyO: Receive FIFO is not full. Oy1: Receive FIFO is full. |
| [2] | RNE | RO | OyO | Receive FIFO empty flag: OyO: Receive FIFO is empty. <br> Oy1: Receive FIFO is not empty. |
| [1] | TNF | RO | 0y1 | Transmit FIFO full flag: OyO: Transmit FIFO is full. 0 y 1 : Transmit FIFO is not full. |
| [0] | TFE | RO | 0y1 | Transmit FIFO empty flag: Oy0: Transmit FIFO is not empty. 0y1: Transmit FIFO is empty. |

[Description]
a. <BSY>

This bit indicates, when set to $1(\mathrm{BSY}=1)$, that a frame is currently being transmitted or received or the transmit FIFO is not empty.
9. SSP0CPSR (SSP0 Clock prescale register)

Address $=\left(0 x F 200 \_2000\right)+(0 x 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 0]$ | CPSDVSR | R/W | $0 \times 0000$ | Clock prescale divisor: <br> Must be an even number from 2 to 254. |

10. SSP1CPSR (SSP1 Clock prescale register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

## [Description]

a. <CPSDVSR>

Clock prescale divisor. Must be an even number from 2 to 254 , depending on the frequency of PCLK. The least significant bit always returns 0 on reads.
11. SSPOIMSC (SSPO Interrupt mask set and clear register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Write as zero. |
| [3] | TXIM | R/W | OyO | Transmit FIFO interrupt enable: <br> 0yO: Disable <br> 0y1: Enable |
| [2] | RXIM | R/W | OyO | Receive FIFO interrupt enable: <br> OyO: Disable <br> 0y1: Enable |
| [1] | RTIM | R/W | Oyo | Receive timeout interrupt enable: <br> Oy0: Disable <br> 0y1: Enable |
| [0] | RORIM | R/W | Oyo | Receive overrun interrupt enable: <br> 0y0: Disable <br> 0y1: Enable |

[Description]
a. <TXIM>

Enables or disables interrupts that are generated when TxFIFO is half empty or less.
b. <RXIM>

Enables or disables interrupts that are generated when RxFIFO is half full or less.
c. <RTIM>

Enables or disables interrupts that are generated when the data in RxFIFO is not read out before the timeout period expires.
d. <RORIM>

Enables or disables interrupts that are generated when data is written to RxFIFO while it is full.
12. SSP1IMSC (SSP1 Interrupt mask set and clear register)

Address $=\left(0 x F 200 \_3000\right)+(0 x 0014)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[3]$ | TXIM | R/W | Oy0 | Transmit FIFO interrupt enable: <br> Oy0: Disable <br> Oy1: Enable |
| $[2]$ | RXIM | R/W | Oy0 | Receive FIFO interrupt enable: <br> 0y0: Disable <br> Oy1: Enable |
| $[1]$ | RTIM | R/W | 0y0 | Receive timeout interrupt enable: <br> Oy0: Disable <br> 0y1: Enable |
| $[0]$ | RORIM | R/W | Oy0 | Receive overrun interrupt enable: <br> Oy0: Disable <br> 0y1: Enable |

[Description]
a. <TXIM>

Enables or disables interrupts that are generated when TxFIFO is half empty or less.
b. <RXIM>

Enables or disables interrupts that are generated when RxFIFO is half full or less.
c. <RTIM>

Enables or disables interrupts that are generated when the data in RxFIFO is not read out before the timeout period expires.
d. <RORIM>

Enables or disables interrupts that are generated when data is written to RxFIFO while it is full.
13. SSPORIS (SSP0 Raw interrupt status register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. |
| [3] | TXRIS | RO | Oyo | Transmit interrupt status prior to enable gate: <br> OyO: No interrupt <br> 0y1: Interrupt requested |
| [2] | RXRIS | RO | Oyo | Receive interrupt status prior to enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |
| [1] | RTRIS | Ro | Oyo | Receive timeout interrupt status prior to enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |
| [0] | RORRIS | RO | Oyo | Receive overrun interrupt status prior to enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |

14. SSP1RIS (SSP1 Raw interrupt status register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. |
| [3] | TXRIS | RO | OyO | Transmit interrupt status prior to enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |
| [2] | RXRIS | RO | OyO | Receive interrupt status prior to enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |
| [1] | RTRIS | RO | OyO | Receive timeout interrupt status prior to enable gate: 0y0: No interrupt <br> 0y1: Interrupt requested |
| [0] | RORRIS | RO | OyO | Receive overrun interrupt status prior to enable gate: <br> OyO: No interrupt <br> 0y1: Interrupt requested |

15. SSPOMIS (SSPO Masked interrupt status register)

Address $=\left(0 x F 200 \_2000\right)+(0 \times 001 \mathrm{C})$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. |
| [3] | TXMIS | RO | OyO | Transmit interrupt status after enable gate: Oy0: No interrupt <br> 0y1: Interrupt requested |
| [2] | RXMIS | RO | Oy0 | Receive interrupt status after enable gate: OyO: No interrupt <br> 0y1: Interrupt requested |
| [1] | RTMIS | RO | Oyo | Receive timeout interrupt status after enable gate: <br> OyO: No interrupt <br> 0y1: Interrupt requested |
| [0] | RORMIS | RO | Oyo | Receive overrun interrupt status after enable gate: OyO: No interrupt <br> 0y1: Interrupt requested |

16. SSP1MIS (SSP1 Masked interrupt status register)

Address $=\left(0 x F 200 \_3000\right)+(0 \times 001 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. |
| [3] | TXMIS | RO | OyO | Transmit interrupt status after enable gate: OyO: No interrupt <br> 0y1: Interrupt requested |
| [2] | RXMIS | RO | Oy0 | Receive interrupt status after enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |
| [1] | RTMIS | RO | Oy0 | Receive timeout interrupt status after enable gate: <br> Oy0: No interrupt <br> 0y1: Interrupt requested |
| [0] | RORMIS | RO | Oy0 | Receive overrun interrupt status after enable gate: <br> OyO: No interrupt <br> 0y1: Interrupt requested |

17. SSPOICR (SSPO Interrupt clear register)

Address $=\left(0 x F 200 \_2000\right)+(0 \times 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[1]$ | RTIC | wo | Undefined | Receive timeout interrupt flag clear: <br> Oy0: Invalid <br> Oy1: Clear |
| $[0]$ | RORIC | WO | Undefined | Receive overrun interrupt flag clear: <br> 0y0: Invalid <br> Oy1: Clear |

18. SSP1ICR (SSP1 Interrupt clear register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 x F 200 \_3000\right)+(0 x 0020)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[1]$ | RTIC | WO | Undefined | Receive timeout interrupt flag clear: <br> 0y0: Invalid <br> 0y1: Clear |
| $[0]$ | RORIC | WO | Undefined | Receive overrun interrupt flag clear: <br> OyO: Invalid <br> Oy1: Clear |

19. SSP0DMACR (SSP0DMA Control register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1] | TXDMAE | R/W | OyO | DMA Enable for Transmit FIFO : <br> Oy0: Disable <br> 0y1: Enable |
| [0] | RXDMAE | R/W | Oyo | DMA Enable for Receive FIFO : <br> 0y0: Disable <br> 0y1: Enable |

20. SSP1DMACR (SSP1DMA Control Register)

Address $=\left(0 \times 4001 \_E 000\right)+0 \times 0024$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[1]$ | TXDMAE | R/W | Oy0 | DMA Enable for Transmit FIFO : <br> Oy0: Disable <br> Oy1: Enable |
| $[0]$ | RXDMAE | R/W | Oy0 | DMA Enable for Receive FIFO : <br> Oy0: Disable <br> Oy1: Enable |

### 3.16 USB Device Controller

### 3.16.1 System Overview

1) Conforming to Universal Serial Bus Specification Rev. 2.0
2) Supports both High-Speed and Full-Speed (Low-Speed is not supported).
3) Supports Chirp.
4) USB protocol processing
5) Detects SOF/USB_RESET/SUSPEND/RESUME.
6) Generates and checks packet IDs.
7) Generates and checks data synchronization bits (DATA0/DATA1/DATA2/MDATA).
8) Checks CRC5, generates and checks CRC16.
9) Supports PING.
10) Supports 4 transfer modes (Control/Interrupt/Bulk/Isochronous).
11) Supports 4 endpoints:

| Endpoint 0: | Control | 64 bytes $\times 1$ FIFO |
| :--- | :--- | :--- |
| Endpoint 1: | Bulk (IN) | 512 bytes $\times 2$ FIFOs |
| Endpoint 2: | Bulk (OUT) | 512 bytes $\times 2$ FIFOs |
| Endpoint 3: | Interrupt (IN) | 64 bytes $\times 1$ FIFO |

12) Supports Dual Packet Mode (except for Endpoint 0).
13) Interrupt souece signal to Interrupt controller: INTS[21]

### 3.16.1.1 System Structure

The USB device controller consists of the core part called UDC2 and the bus bridge part called UDC2AB which enables connection with the AHB bus.

In this section, the circuit function is outlined first. Then, section 3.16. 2 describes the configuration of the UDC2AB bus bridge, and section 3.16 .3 describes the configuration of UDC2.


Figure 3.16.1 Block diagram of the USB device controller
3.16.1.2 Example of Connection


The above diagram shows the connections required for using the USB controller in the TMPA900CM.
(1) Pulling up of the DP pin

The USB specification requires that the DP pin be pulled up for Full-Speed communication. An internal pull-up resistor is provided, and no external circuit is required.
(2) Insertion of series resistance for the DP and DM pins

The USB specification requires that series resistance be inserted for each of the DP and DM pins. Internal series resistance is provided for each of these pins, and no external circuit is required.
(3) Detection of connector connection

How to detect connector connection with VBUS (5 V) is explained as an example.

As shown in the connection example above, R6 and R7 for dividing resistance should be connected to the VBUS pin in such a way as to assert the interrupt pin High (3.3 V) when power is connected. By detecting this interrupt by software, connector connection can be detected.

```
Note: If the waveform rises slowly, it is recommended to insert appropriate buffering for waveform
    shaping.
    Recommended values: R6 = 60 k\Omega, R7 = 100 k\Omega
```

(VBUS consumption current in suspended state $<500 \mu \mathrm{~A}$ )
(4) $24-\mathrm{MHz}$ clock input

The USB device controller requires a $24-\mathrm{MHz}$ clock. This clock input can be implemented in two ways. One is to connect a $24-\mathrm{MHz}$ resonator to the X1 and X2 pins and the other is to input a $24-\mathrm{MHz}$ clock from the X1USB pin. SYSCR0<USBCLKSEL> is used to select either of these methods. In whichever case, the clock precision must be $\pm 100 \mathrm{ppm}$ or less.
(5) Pull-down resistors on the USB host

The USB specification requires that the DP and DM pins be pulled down at the USB host end.

Recommended values: $\mathrm{R} 8=15 \mathrm{k} \Omega, \mathrm{R} 9=15 \mathrm{k} \Omega$
(6) Resistor for USB_PHY

It is necessary to connect a resistor between the REXT pin and the VSENS pin. R 10 should be $12 \mathrm{k} \Omega$ (with an error within $\pm 1.0 \%$ ).

Note: The above connections, resistor values and other information are provided as examples and their operations are not guaranteed. Please be sure to check the latest USB specification and to perform operation checks on the actual set.

### 3.16.2 UDC2AB AHB Bus Bridge

UDC2AB (UDC2 AHB Bridge) is the bridge circuit between Toshiba USB-Spec 2.0 Device Controller (hereinafter "UDC2") and AHB. UDC2AB has the DMA controller that supports the AHB master transfer and controls transfer between the specified address on AHB and the Endpoint-FIFO (Endpoint I/F) inside UDC2.


Figure 3.16.2 UDC2AB block diagram

### 3.16.2.1 Functions and Features

UDC2AB has the following functions and features:
(1) Connection with UDC2

There is no specific restriction on the endpoint configuration for the UDC2 to be connected. However, the DMA controller in UDC2AB (AHB master function) can be connected with only one Rx-EP and one Tx-EP. Accesses to other endpoints (including EP0) should be made through PVCI I/F of UDC2 using the AHB slave function. Please note the EPx_FIFO register of a UDC2 endpoint in master transfer with the DMA controller cannot be accessed through PVCI I/F.

If the maximum packet size of the endpoint to be connected with the AHB master read function will be an odd number, there will be some restrictions on the usage. See section 3.16.2.9 "(3)Setting the maximum packet size in Master Read transfers" for more information.

## (2) AHB functions

AHB Master and AHB Slave functions are provided.
(a) AHB Master function

Specifications of the AHB Master function:

- Has two DMA channels; one each is allocated to the Rx-EP and the Tx-EP.
- Single and Burst (INCR/INCR8) transactions are supported.
- Split transaction is not supported.
- Little Endian is supported.
- Protection Control is not supported.
- Early Burst Termination is supported.
- Address width and data width are both 32 bits.
- Transaction sizes in bytes or words are supported.

The image of Endian conversion is as shown below.


Figure 3.16.3 Image of Endian conversion in AHB Master function
(b) AHB Slave function

Specifications of the AHB Slave function:

- Used for accessing the internal register.
- Little Endian is supported.
- Only single transactions are supported.
- Address width and data width are both 32 bits.
- Transaction sizes in bytes or words are supported.

The image of Endian conversion is as shown below.


Figure 3.16.4 Image of Endian conversion in AHB Slave function

### 3.16.2.2 Overall Composition

UDC2AB mainly consists of the AHB Slave function that controls the access to the UDC2AB internal registers and UDC2 registers and the AHB Master function that controls the DMA access to the UDC2 Endpoint I/F.

The AHB Master function has two built-in channels; Master Read Channel (AHB to UDC2) and Master Write Channel (UDC2 to AHB), which enable DMA transfer between the Endpoint I/F of Rx-EP and Tx-EP of UDC2. Each channel has two built-in 8 -word buffers (four in total).

### 3.16.2.3 Clock Domain

CLK_U: 30 MHz (to be supplied by USB 2.0 PHY)
CLK_H: HCLK

### 3.16.2.4 Terms and Presentation

| Assert | : Indicates the signal is active. |
| :---: | :---: |
| Deasset | : Indicates the signal is inactive. |
| Word | : 32 bits |
| Byte | : 8 bits |
| UDC2 | : Indicates the USB2.0 device controller to be connected to UDC2AB. |
| UDC2AB | : This IP: Abbreviation of UDC2-AHB-Bridge |
| Endpoint | : FIFO held by UDC2 for communication with the USB host. Abbreviated as "EP". |
| Rx-EP | : Receive endpoint. For the OUT transfer of USB transfer (USB host to USB device). |
| Tx-EP | : Transmit endpoint. For the IN transfer of USB transfer (USB device to USB host). |
| Endpoint I/F | : DMA interface dedicated to the endpoints held by UDC2. |
| PVCI I/F | : Common interface held by UDC2. Used for accessing the internal registers of UDC2 |
| Master transfer | : Indicates that UDC2AB acquires the bus right to make transfer. |
| Target device | : Indicates the device (such as memories) to be accessed by UDC2AB with master transfer. |
| Master Write transfer | : Indicates the transfer with Rx-EP made by UDC2AB. |
| Master Read transfer | : Indicates the master transfer with Tx-EP made by UDC2AB. |
| Slave transfer | : Indicates the transfer made by other devices than UDC2AB targeted at UDC2AB. |
| USB_RESET | : Bus reset sent from the USB host. "Reset Signaling" in the USB specification. |
| NULL packet | : 0-length data to be transferred on USB. |
| PHY | : USB 2.0 PHY |
| Interrupt | : Indicates the INTS [21] output signal. Descriptions like "Assert xx interruption" in this document are based on the assumption that the relevant bit of the Interrupt Enable resistor is enabled. See section 3.16.2.7 "Interrupt Signal (INTS[21])" for more information. |

### 3.16.2.5 Registers

The register map of UDC2AB consists of registers for setting UDC2AB and those for setting UDC2. When the registers for setting UDC2 are accessed, UDC2AB automatically accesses UDC2 via PVCI I/F. Each register has the width of 32 bits.
(1) Register map

The register map of UDC2AB is shown below.

Table 3.16.1 UDC2AB/UDC2 register map (1/2)
Base address $=0 \times F 440 \_0000$

|  | Register Name | Address (base + ) | Description |
| :---: | :---: | :---: | :---: |
| $$ | UDINTSTS | 0x0000 | Interrupt Status Register |
|  | UDINTENB | 0x0004 | Interrupt Enable Register |
|  | UDMWTOUT | 0x0008 | Master Write Timeout Register |
|  | UDC2STSET | 0x000C | UDC2 Setting Register |
|  | UDMSTSET | 0x0010 | DMAC Setting Register |
|  | DMACRDREQ | $0 \times 0014$ | DMAC Read Request Register |
|  | DMACRDVL | $0 \times 0018$ | DMAC Read Value Register |
|  | UDC2RDREQ | 0x001C | UDC2 Read Request Register |
|  | UDC2RDVL | 0x0020 | UDC2 Read Value Register |
|  | Reserved | 0x0024 to 0x0038 *4) |  |
|  | ARBTSET | 0x003C | Arbiter Setting Register |
|  | UDMWSADR | 0x0040 | Master Write Start Address Register |
|  | UDMWEADR | 0x0044 | Master Write End Address Register |
|  | UDMWCADR | 0x0048 *1) | Master Write Current Address Register |
|  | UDMWAHBADR | 0x004C | Master Write AHB Address Register |
|  | UDMRSADR | 0x0050 | Master Read Start Address Register |
|  | UDMREADR | 0x0054 | Master Read End Address Register |
|  | UDMRCADR | 0x0058 *1) | Master Read Current Address Register |
|  | UDMRAHBADR | 0x005C | Master Read AHB Address Register |
|  | Reserved | 0x0060 to 0x007C |  |
|  | UDPWCTL | 0x0080 | Power Detect Control Register |
|  | UDMSTSTS | 0x0084 | Master Status Register |
|  | UDTOUTCNT | 0x0088 *1) | Timeout Count Register |
|  | Reserved | 0x008C to 0x1FC *4) |  |

UDC2AB/UDC2 register map (2/2)

|  | Register Name | Address (base +) | Description |
| :---: | :---: | :---: | :---: |
|  | UD2ADR | 0x0200 | UDC2 Address-State Register |
|  | UD2FRM | 0x0204 | UDC2 Frame Register |
|  | UD2TMD | 0x0208 | UDC2 USB-Testmode Register |
|  | UD2CMD | 0x020C | UDC2 Command Register |
|  | UD2BRQ | 0x0210 | UDC2 bRequest-bmRequestType Register |
|  | UD2WVL | 0x0214 | UDC2 wValue Register |
|  | UD2WIDX | 0x0218 | UDC2 windex Register |
|  | UD2WLGTH | 0x021C | UDC2 wLength Register |
|  | UD2INT | 0x0220 | UDC2 INT Register |
|  | UD2INTEP | 0x0224 | UDC2 INT_EP Register |
|  | UD2INTEPMSK | 0x0228 | UDC2 INT_EP_MASK Register |
|  | UD2INTRX0 | 0x022C | UDC2 INT_RX_DATA0 Register |
|  | UD2EP0MSZ | 0x0230 | UDC2 EPO_MaxPacketSize Register |
|  | UD2EP0STS | 0x0234 | UDC2 EPO_Status Register |
|  | UD2EP0DSZ | 0x0238 | UDC2 EPO_Datasize Register |
|  | UD2EPOFIFO | 0x023C | UDC2 EPO_FIFO Register |
|  | UD2EP1MSZ | 0x0240 | UDC2 EP1_MaxPacketSize Register |
|  | UD2EP1STS | 0x0244 | UDC2 EP1_Status Register |
|  | UD2EP1DSZ | 0x0248 | UDC2 EP1_Datasize Register |
|  | UD2EP1FIFO | 0x024C | UDC2 EP1_FIFO Register |
|  | UD2EP2MSZ | 0x0250 | UDC2 EP2_MaxPacketSize Register |
|  | UD2EP2STS | 0x0254 | UDC2 EP2_Status Register |
|  | UD2EP2DSZ | 0x0258 | UDC2 EP2_Datasize Register |
|  | UD2EP2FIFO | 0x025C | UDC2 EP2_FIFO Register |
|  | UD2EP3MSZ | 0x0260 | UDC2 EP3_MaxPacketSize Register |
|  | UD2EP3STS | 0x0264 | UDC2 EP3_Status Register |
|  | UD2EP3DSZ | 0x0268 | UDC2 EP3_Datasize Register |
|  | UD2EP3FIFO | 0x026C | UDC2 EP3_FIFO Register |
|  | Reserved | 0x0270 to 0x032C |  |
|  | UD2INTNAK | 0x0330 | UDC2 INT_NAK Register |
|  | UD2INTNAKMSK | 0x0334 | UDC2 INT_NAK_MASK Register |
|  | Reserved | 0x0338 to 0x03FC |  |

*1) Be sure to make Read accesses via DMAC Read Request Register.
*2) Be sure to make Read accesses via UDC2 Read Request Register.
*3)Though the registers of UDC2 are assigned to $+0 \times 200$ to $+0 \times 3 F C$, no access should be made to the registers of endpoints not supported in the UDC2 to be connected or to any "Reserved" registers.
*4) Those shown as "Reserved" and in addresses of $0 \times 400$ to $0 \times F F F$ above are prohibited to aceess. Read/Write is prohibited to those "Reserved" areas.
(2) Register descriptions

The following subsections describe the registers in UDC2AB in detail.
The descriptions of each bit have the following meanings:
(Example)
Address $=\left(0 x F 440 \_0000\right)+(0 x x x x x)$

| Bit | Bit <br> Symbol <br> (Note 1) | Type <br> (Note 2) | Reset <br> Value <br> (Note 3) |  |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 30]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[29]$ | mw_rerror_en | R/W | Oy0, (-) |  |
| $[28]$ | power_detect_en | R/W | $0 y 0,(-)$ |  |
| $[27: 26]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[25]$ | dmac_reg_rd_en | R/W | Oy0, $(-)$ |  |
| $[24]$ | udc2_reg_rd_en | R/W | Oy0, $(-)$ |  |

Note 1: Bit symbol
Name of each bit.
Those shown as "-" are reserved bits which cannot be written. 0 will be returned when read.
Note 2: Register properties
RO : Read only. Write is ignored.
WO : Write only. 0 will be returned when read.
R/W : Read/Write
R/W1C : Read/Write 1 Clear. These bits can be both read and written. When 1 is written, the corresponding bit is cleared. Writing 0 is invalid.
R/W1S : Read/Write 1 Set. These bits can be both read and written. When 1 is written, the corresponding bit is set. Writing 0 is invalid.
Note 3: Reset value
Initial values for the bit after resetting (1 or 0). Initial values for Hardware Reset and Software Reset (Power Detect Control <pw_resetb>) are identical.
Those bits which will not be reset by Software Reset is shown with (-)

1. UDINTSTS (Interrupt Status register)

This register sets 1 to each corresponding bit when an interrupt source arises. The status can be cleared by writing 1 into bits [29:8]. Bits [7:0] corresponds to the output pins of UDC2 and read-only. It can be cleared by writing 1 into the appropriate bit of INT register in UDC2.

Note: For the operation of interrupt signals, refer to "3.16.2.7 Interrupt Signal (INTS[21])".

| Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0000)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:30] | - | - | Undefined | Read as undefined. Write as zero. |
| [29] | int_mw_rerror | R/W1C | OyO | Master Write Endpoint Read error <br> OyO: Not detected <br> Oy1: Endpoint read error occurred in Master Write |
| [28:26] | - | - | Undefined | Read as undefined. Write as zero. |
| [25] | int_dmac_reg_rd | R/W1C | OyO | DMAC register access complete <br> Oy0: Not detected <br> Oy1: Register read completed |
| [24] | int_udc2_reg_rd | R/W1C | Oyo | UDC2 register access complete <br> OyO: Not detected <br> 0y1: Register read/write completed |
| [23] | int_mr_ahberr | R/W1C | OyO | Master Read transfer error status <br> Oy0: Not detected <br> 0y1: AHB error occurred |
| [22] | int_mr_ep_dset | R/W1C | Oyo | Master Read endpoint data set status <br> Oy0: FIFO is not writable <br> 0y1: FIFO is writable |
| [21] | int_mr_end_add | R/W1C | OyO | Master Read transfer end status <br> OyO: Not detected <br> Oy1: Master Read transfer finished |
| [20] | int_mw_ahberr | R/W1C | 0y0 | Master Write transfer error status <br> OyO: Not detected <br> 0y1: AHB error occurred |
| [19] | int_mw_timeout | R/W1C | Oyo | Master Write transfer time-out status Oy0: Not detected <br> Oy1: Master Write transfer timed out |
| [18] | int_mw_end_add | R/W1C | Oyo | Master Write transfer end status <br> OyO: Not detected <br> Oy1: Master Write transfer finished |
| [17] | int_mw_set_add | R/W1C | Oyo | Master Write transfer address request status OyO: Not detected <br> 0y1: Master Write transfer address request |
| [16:11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10] | int_usb_reset_end | R/W1C | OyO | USB_RESET END <br> OyO: UDC2 has not deasserted the usb_reset signal after this bit was cleared. <br> Oy1: Indicates UDC2 has deasserted the usb_reset signal. |
| [9] | int_usb_reset | R/W1C | OyO | USB_RESET <br> OyO: UDC2 has not asserted the usb_reset signal after this bit was cleared. <br> 0y1: Indicates UDC2 has asserted the usb_reset signal. |
| [8] | int_suspend_resume | R/W1C | Oyo | Suspend/resume interrupt status Oy0: Status has not changed 0y1: Status has changed |


| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[7]$ | int_nak | RO | $0 y 0$ | UDC2_INT_NAK register |
| $[6]$ | int_ep | RO | $0 y 0$ | UDC2 INT_EP register |
| $[5]$ | int_ep0 | RO | $0 y 0$ | UDC2 INT_EP0 register |
| $[4]$ | int_sof | RO | $0 y 0$ | UDC2 INT_SOF register |
| $[3]$ | int_rx_zero | RO | $0 y 0$ | UDC2 INT_RXDATAO register |
| $[2]$ | int_status | RO | $0 y 0$ | UDC2 INT_STATUS register |
| $[1]$ | int_status_nak | RO | $0 y 0$ | UDC2 INT_STATUS_NAK register |
| $[0]$ | int_setup | RO | $0 y 0$ | UDC2 INT_STATUS register |

[Description]
a. <int_mw_rerror>

Will be set to 1 when the access to the endpoint has started Master Write transfer during the setting of common bus access (bus_sel bit of EPx_Status register is 0).
0y0: Not detected
0y1: Endpoint read error occurred in Master Write
b. <int_dmac_reg_rd>

Will be set to 1 when the register access executed by the setting of DMAC Read Request register is completed and the value read to DMAC Read Value register is set.
0y0: Not detected
0y1: Register read completed
c. <int_udc2_reg_rd>

Will be set to 1 when the UDC2 access executed by the setting of UDC2 Read Request register is completed and the value read to UDC2 Read Value register is set.
Also set to 1 when Write access to the internal register of UDC2 is completed.
0y0: Not detected
0y1: Register read/write completed
d. <int_mr_ahberr>

This status will be set to 1 when the AHB error has occurred during the operation of Master Read transfer.
After this interrupt has occurred, the Master Read transfer block needs to be reset by the mr_reset bit of DMAC Setting register.
0y0: Not detected
0y1: AHB error occurred
e. <int_mr_ep_dset >

Will be set to 1 when the FIFO of EP for UDC2 Tx to be used for Master Read transfer becomes writable (not full).
$0 y 0$ : FIFO is not writable
$0 y 1$ : FIFO is writable
f. <int_mr_end_add>

Will be set to 1 when the Master Read transfer has finished.
0y0: Not detected
0y1: Master Read transfer finished
g. <int_mw_ahberr>

This status will be set to 1 when the AHB error has occurred during the operation of Master Write transfer.
After this interrupt has occurred, the Master Write transfer block needs to be reset by the mw_reset bit of DMAC Setting register.
0 y 0 : Not detected
$0 y 1$ : AHB error occurred
h. <int_mw_timeout>

This status will be set to 1 when time-out has occurred during the operation of Master Write transfer.

0y0: Not detected
0y1: Master Write transfer timed out
i. <int_mw_end_add>

Will be set to 1 when the Master Write transfer has finished.
0y0: Not detected
0y1: Master Write transfer finished
j. <int_mw_set_add>

Will be set to 1 when the data to be sent by Master Write transfer is set to the corresponding EP of $R x$ while the Master Write transfer is disabled.
0y0: Not detected
0y1: Master Write transfer address request
k. <int_usb_reset_end>

Indicates whether UDC2 has deasserted the usb_reset signal.
The timing in which UDC2 sets the UDC2 register to the initial value after USB_RESET is after the usb_reset signal is deasserted. To detect this timing, use this bit.
The status of the usb_reset signal can be checked using the usb_reset bit of Power Detect Control register.
0y0: UDC2 has not deasserted the usb_reset signal after this bit was cleared.
$0 y 1$ : Indicates UDC2 has deasserted the usb_reset signal.

1. <int_usb_reset>

Indicates whether UDC2 has asserted the usb_reset signal. The status of the usb_reset signal can be checked using the usb_reset bit of Power Detect Control register.
0y0: UDC2 has not asserted the usb_reset signal after this bit was cleared.
0y1: Indicates UDC2 has asserted the usb_reset signal.
m. <int_suspend_resume>

Asserts 1 each time the suspend_x signal of UDC2 changes. The status can be checked using the suspend_x bit of Power Detect Control register.
0y0: Status has not changed
0y1: Status has changed
n. <int_nak>

The int_nak signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT or INT_NAK register of UDC2.
o. <int_ep>

The int_ep signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT or INT_EP register of UDC2.
p. <int_ep0>

The int_ep0 signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT register of UDC2.
q. <int_sof>

The int_sof signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT register of UDC2.
r. <int_rx_zero>

The int_rx_zero signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT or INT_RX_ZERO register of UDC2.
s. <int_status>

The int_status signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT register of UDC2.
t. <int_status_nak>

The int_status_nak signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT register of UDC2.
u. <int_setup>

The int_setup signal of UDC2 can be directly read. To clear it, clear the corresponding bit of INT register of UDC2.

The connection between the output signals of UDC2 and bits [9] and [7:0] of this register is shown below.

UDC2AB


Figure 3.16.5 Connection between the flag output signals and interrupt bits
2. UDINTENB (Interrupt Enable register)

By writing 0 into the corresponding bit of this register, the corresponding interrupt source of the interrupt signal (INTS[21] output signal) can be disabled. Writing 1 will enable the corresponding interrupt source.

Since the corresponding bit of Interrupt Status register will be set regardless of the enabled or disabled status of each bit, an interrupt may occur at the same time as this register was enabled. If such behavior should be avoided, the corresponding bit of Interrupt Status register should be cleared in advance.

The interrupt control register corresponding to bits [7:0] of the Interrupt Status register is bits [15:8] of the INT register of UDC2, not this register. See the section of UDC2.

Note: For the operation of interrupt signals, refer to "3.16.2.7 Interrupt Signal (INTS[21])".

| Address $=\left(0 x F 440 \_0000\right)+(0 \times 0004)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:30] | - | - | Undefined | Read as undefined. Write as zero. |
| [29] | mw_rerror_en | R/W | Oy0, (-) | Master Write endpoint read error 0y0: Disable <br> 0y1: Enable |
| [28:26] | - | - | Undefined | Read as undefined. Write as zero. |
| [25] | dmac_reg_rd_en | R/W | Oy0, (-) | DMAC register read complete <br> 0y0: Disable <br> 0y1: Enable |
| [24] | udc2_reg_rd_en | R/W | Oy0, (-) | UDC2 register read access complete <br> 0y0: Disable <br> 0y1: Enable |
| [23] | mr_ahberr_en | R/W | Oy0, (-) | Master Read transfer error status interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [22] | mr_ep_dset_en | R/W | OyO, (-) | Master Read endpoint data set status interrupt enable 0y0: Disable <br> 0y1: Enable |
| [21] | mr_end_add_en | R/W | Oy0, (-) | Master Read transfer end status interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [20] | mw_ahberr_en | R/W | Oy0, (-) | Master Write transfer error status interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [19] | mw_timeout_en | R/W | Oy0, (-) | Master Write transfer timeout status interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [18] | mw_end_add_en | R/W | OyO, (-) | Master Write transfer end status interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [17] | mw_set_add_en | R/W | OyO, (-) | Master Write transfer address request status interrupt enable <br> Oy0: Disable <br> 0y1: Enable |


| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[16: 11]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[10]$ | usb_reset_end_en | R/W | Oy0, (-) | USB_RESET end interrupt enable <br> Oy0: Disable <br> Oy1: Enable |
| $[9]$ | usb_reset_en | R/W | Oy0, (-) | USB_RESET interrupt enable <br> Oy0: Disable <br> 0y1: Enable |
| $[8]$ | suspend_resume_en | R/W | Oy0, (-) | Suspend/resume interrupt enable <br> 0y0: Disable <br> Oy1: Enable |
| $[7: 0]$ | - | Undefined | Read as undefined. Write as zero. |  |

[Description]
a. <mw_rerror_en>

Controls the int_mw_rerror interrupt.
0y0: Disable
0y1: Enable
b. <dmac_reg_rd_en >

Controls the int_dmac_reg_rd interrupt.
0y0: Disable
0y1: Enable
c. <udc2_reg_rd_en >

Controls the int_udc2_reg_rd interrupt.
0y0: Disable
0y1: Enable
d. <mr_ahberr_en >

Controls the int_mr_ahberr interrupt.
0y0: Disable
0y1: Enable
e. <mr_ep_dset_en >

Controls the int_mr_ep_dset interrupt.
0y0: Disable
0y1: Enable
f. <mr_end_add_en>

Controls the int_mr_end_add interrupt.
0y0: Disable
0y1: Enable
g. <mw_ahberr_en>

Controls the int_mw_ahberr interrupt.
0y0: Disable
0y1: Enable
h. <mw_timeout_en>

Controls the int_mw_timeout interrupt.
0y0: Disable
0y1: Enable
i. <mw_end_add_en>

Controls the int_mw_end_add interrupt.
0y0: Disable
0y1: Enable
j. <mw_set_add_en>

Controls the int_mw_set_add interrupt.
0y0: Disable
0y1: Enable
k. <usb_reset_end_en>

Controls the int_usb_reset_end interrupt.
0y0: Disable
0y1: Enable

1. <usb_reset_en>

Controls the int_usb_reset interrupt.
0y0: Disable
0y1: Enable
m. <suspend_resume_en>

Controls the int_suspend_resume interrupt.
0y0: Disable
0y1: Enable
3. UDMWTOUT (Master Write Timeout register)

This register is provided for controlling timeout during the Master Write operation.
Address $=\left(0 x F 440 \_0000\right)+(0 x 0008)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | timeoutset | R/W | 0x7FFFFFFF | Master Write timeout timer setting register |
| $[0]$ | timeout_en | R/W | $0 y 1$ | Master Write timeout enable register <br> Oy0: Disable <br> 0y1: Enable |

[Description]
a. <timeoutset>

The setting should not be changed during the Master Write transfer. Timeout occurs when the number of times CLK_U was set is counted after the data of Master Write ( Rx ) endpoint is exhausted.
The timeout counter comprises 32 bits of which upper 31 bits can be set by timeoutset [31:1] of this register, while the lowest bit of the counter is set to 1 .

As CLK_U is 30 MHz , approximately 33 [ns] to 143 [s] can be set as a timeout value.
While PHY is being suspended (CLK_U stopped), no timeout interrupt will occur as the counter does not work.
b. <timeouten>

Used to enable Master Write timeout. It is set to Enable by default.
The setting should not be changed during the Master Write transfer.
0y0: Disable
0y1: Enable

## 4. UDC2STSET (UDC2 Setting register)

This register controls transfer operations of UDC2.
Address $=\left(0 x F 440 \_0000\right)+(0 x 000 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 5]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[4]$ | eopb_enable | R/W | 0y1 | Master Read EOP enable <br> Oy0: Disable <br> Oy1: Enable |
| $[3: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | tx0 | R/W1S | 0y0 | NULL packet transmission <br> 0y0: No operation <br> Oy1: Transmits NULL packets |

## [Description]

a. <eopb_enable>

Used to enable Master Read EOP. It is set to Enable by default. The setting should not be changed during the Master Read transfer.
If this bit is 0 , the final data transfer to UDC2 will not take place when the last word is 1 byte. If the last word is 2 bytes, the final data transfer to UDC2 will take place when epx_w_eop $=0$.
If this bit is 1 , the final data transfer to UDC2 will take place when epx_w_eop $=1$ regardless of byte number of the last word.

Note: See section 3.16.2.9 "(1) Master Read transfer" for more information.
0y0: Master Read EOP disabled
0y1: Master Read EOP enabled
b. $<\operatorname{tx} 0>$

Used to transmit NULL packets at an endpoint connected to the Master Read operation side. Only valid when the mrepempty bit of Master Status register is 1, otherwise this bit is ignored. It will be automatically cleared to 0 after writing. Setting 1 to this bit will assert the epx_tx0data signal of the UDC2 Endpoint-I/F and the value of 1 is retained during the transmission of NULL packets. After this bit is set, next data setting for Tx-EP should not be made until it is cleared.

0y0: No operation
0y1: Transmits NULL packets
5. UDMSTSET (DMAC Setting register)

This register controls transfers of the built-in DMAC.
Address $=\left(0 x F 440 \_0000\right)+(0 x 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:9] | - | - | Undefined | Read as undefined. Write as zero. |
| [8] | m_burst_type | R/W | Oyo, (-) | Master burst type <br> 0y0: INCR8 (HBURST=5h) <br> 0y1: INCR (HBURST=1h) |
| [7] | - | - | Undefined | Read as undefined. Write as zero. |
| [6] | mr_reset | R/W1S | Oy0 | Master Read reset OyO: No operation Oy1: Reset |
| [5] | mr_abort | wo | Oy0 | Master Read abort OyO: No operation 0y1: Abort |
| [4] | mr_enable | R/W1S | OyO | Master Read enable OyO: Disable 0y1: Enable |
| [3] | - | - | Undefined | Read as undefined. Write as zero. |
| [2] | mw_reset | R/W1S | Oy0 | Master Write reset OyO: No operation 0y1: Reset |
| [1] | mw_abort | wo | Oy0 | Master Write abort Oy0: No operation Oy1: Abort |
| [0] | mw_enable | R/W1S | Oy0 | Master Write enable <br> Oy0: Disable <br> 0y1: Enable |

## [Description]

a. <m_burst_type>

Selects the type of HBURST[2:0] when making a burst transfer in Master Write/Read transfers. The type of burst transfer made by UDC2AB is INCR8 (burst of 8 beat increment type). Accordingly, 0 (initial value) should be set in normal situation. However, in case INCR can only be used as the type of burst transfer based on the AHB specification of the system, set 1 to this bit. In that case, UDC2AB will make INCR transfer of 8 beat. Please note the number of beat in burst transfers cannot be changed.
Setting of this bit should be made in the initial setting of UDC2AB. The setting should not be changed after the Master Write/Read transfers started.

Note: UDC2AB does not make burst transfers only in Master Write/Read transfers. It combines burst transfers and single transfers. This bit affects the execution of burst transfers only.

0y0: INCR8
0y1: INCR
b. <mr_reset>

Initializes the Master Read transfer block of UDC2AB. However, as the FIFOs of endpoints are not initialized, you need to access the Command register of UDC2 to initialize the corresponding endpoint separately from this reset.

This reset should be used after stopping the Master operation.
This bit will be automatically cleared to 0 after being set to 1 . Subsequent Master Read transfers should not be made until it is cleared.

0y0: No operation
$0 y 1$ : Reset
c. <mr_abort>

Controls Master Read transfers. Master Read operations can be stopped by setting 1 to this bit.
When aborted during transfers, transfer of buffers for Master Read to UDC2 is interrupted and the mr_enable bit is cleared, stopping the Master Read transfer.
Aborting completes when the mr_enable bit is disabled to 0 after setting this bit to 1 .
0y0: No operation
0y1: Abort
d. <mr_enable>

Controls Master Read transfers. Enabling should be made when setting the transfer address is completed. It will be automatically disabled as the master transfer finishes. Since Master Read operations cannot be disabled with this register, use the mr_abort bit if the Master Read transfer should be stopped.
0y0: Disable
0y1: Enable
e. <mw_reset>

Initializes the Master Write transfer block. However, as the FIFOs of endpoints are not initialized, you need to access the Command register of UDC2 to initialize the corresponding endpoint separately from this reset.
This reset should be used after stopping the Master operation.
This bit will be automatically cleared to 0 after being set to 1 . Subsequent Master Write transfers should not be made until it is cleared.
0y0: No operation
0y1: Reset
f. <mw_abort>

Controls Master Write transfers. Master Write operations can be stopped by setting 1 to this bit.
When aborted during transfers, transfer of buffers for Master Write from UDC2 is interrupted and the mw_enable bit is cleared, stopping the Master Write transfer. Aborting completes when the mw_enable bit is disabled to 0 after setting this bit to 1 .
0y0: No operation
0y1: Abort
g. <mw_enable>

Controls Master Write transfers. Enabling should be made when setting the transfer address is completed. It will be automatically disabled as the master transfer finishes. Since Master Write operations cannot be disabled with this register, use the mw_abort bit if the Master Write transfer should be stopped.
0y0: Disable
0y1: Enable

## 6. DMACRDREQ (DMAC Read Request register)

This register is used to issue read requests for reading the following registers:

- Master Read Current Address register
- Timeout Count register

The read value will be saved in the DMAC Read Value register.

Note: As accesses to this register become unavailable when the clock (= CLK_U) supply from PHY is stopped with UDC2 suspended, no access should be made. If this register is accessed when the phy_suspend bit of Power Detect Control register is set to 1 , an AHB error will be returned.

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31] | dmardreq | R/W1S | 0y0 | Register read request \& busy OyO: No operation 0y1: Issue read request |
| [30] | dmardclr | R/W1S | Oy0 | Read request clear OyO: No operation 0y1: Issue forced clearing |
| [29:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7:2] | dmardadr | R/W | 0y000000 | Read request register address (upper 6 bits) select $0 \times 48$ : Read the Master Write Current Address register $0 \times 58$ : Read the Master Read Current Address register $0 \times 88$ : Read the Timeout Count register |
| [1:0] | - | - | Undefined | Read as undefined. Write as zero. |

## [Description]

a. <dmardreq>

The bit for requesting read access to the DMAC registers. Setting this bit to 1 will make a read access to the address specified by dmardadr. When the read access is complete and the read value is stored in the DMAC Read Value register, this bit will be automatically cleared and the int_dmac_reg_rd bit of Interrupt Status register will be set to 1 .
0y0: No operation
$0 y 1$ Issue read request
b. <dmardclr>

The bit for forcibly clearing the register read access request associated with DMAC. Setting this bit to 1 will forcibly stop the register read access request by dmardreq and the value of dmardreq will be cleared to 0 . After the forced clearing completes, this bit will be automatically cleared.
0y0: No operation
0 y 1 : Issue forced clearing
c. <dmardadr>

Sets the address of the register (upper 6 bits) to be read. It should be set in combination with the dmardreq bit mentioned above.
Any one of the following addresses should be set:
0x48: Read the Master Write Current Address register
0x58: Read the Master Read Current Address register
0x88: Read the Timeout Count register
7. DMACRDVL (DMAC Read Value register)

The register in which the values read via DMAC Read Request register are stored.
(Relevant registers)

- Master Write Current Address register
- Master Read Current Address register
- Timeout Count register

Address $=\left(0 x F 440 \_0000\right)+(0 x 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :--- |
| $[31: 0]$ | dmardata | RO | $0 \times 00000000$ | Register read data |

## [Description]

a. <dmardata>

This register stores the data requested by DMAC Read Request register. This register should not be accessed when the dmardreq bit of DMAC Read Request register is set to 1 .

## 8. UDC2RDREQ (UDC2 Read Request register)

The register for issuing read requests when reading UDC2 registers. The read value will be saved in the UDC2 Read Value register.

Address $=\left(0 x F 440 \_0000\right)+(0 \times 001 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31]$ | udc2rdreq | R/W1S | 0y0 | Register read request \& busy <br> oy0: No operation <br> Oy1: Issue read request |
| $[30]$ | udc2rdclr | R/W1S | 0y0 | Read request clear <br> 0y0: No operation <br> 0y1: Issue forced clearing |
| $[29: 10]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[9: 2]$ | udc2rdadr | R/W | 0x00 | The address of the UDC2 register that issues the read <br> request |
| $[1: 0]$ | - | - | Undefined | Read as undefined. Write as zero. |

## [Description]

a. <udc2rdreq>

The bit for requesting read access to the UDC2 registers. Setting this bit to 1 will make a read access to the address set in the udc2rdadr bit. When the read access is complete and the read value is set to UDC2 Read Value register, this bit will be automatically cleared and the UDINTSTS<int_udc2_reg_rd> bit of Interrupt Status register will be set to 1.
During a write access to UDC2 registers, it works as a status bit which indicates the access being made to display the value of 1 . Subsequent accesses to UDC2 registers should not be made while this bit is set to 1 .

0y0: No operation
$0 y 1$ : Issue read request
b. <udc2rdclr>

The bit for forcibly clearing the read/write access request of UDC2 registers. Setting this bit to 1 will forcibly stop the register read request/UDC2 write access by udc2rdreq and the value of udc2rdreq will be 0 . After the forced clearing completes, this bit will be automatically cleared to 0 . When interrupted, the read and write values during the access will not be secured.

0y0: No operation
$0 y 1$ : Issue forced clearing
c. <udc2rdadr>

Sets the address of the UDC2 register (upper 8 bits) to be read. It should be set in combination with the udc2rdreq bit mentioned above.
9. UDC2RDVL (UDC2 Read Value register)

The register in which the values read via UDC2 Read Request register are stored.

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. |
| $[15: 0]$ | udc2rdata | RO | $0 \times 0000$ | Register read data |

[Description]
a. <udc2rdata>

This register stores the data requested by UDC2 Read Request register. This register should not be accessed when the udc2rdreq bit of UDC2 Read Request register is set to 1 .

## 10. ARBTSET (Arbiter Setting register)

The register for setting the priority when the internal arbiter accesses AHB.
Setting of this register should be changed after stopping the Master operation.
Please be sure to set the arbitration method with the following procedures (You need to make an access three times in total.):
(1) Write 0 into the abt_en bit to disable the arbitration circuit.
(2) Make settings for the abtmod and abtpri_* bits.

The abtmod and abtpri_* bits cannot be set unless 0 is written into the abt_en bit in (1). Values of the register for setting the priority should not be overlapped regardless of the value of the abtmod bit.
(3) Write 1 into the abt_en bit with the abtmod and abtpri_* bits set in (2) retained to enable the arbitration circuit.

| Address $=\left(0 x F 440 \_0000\right)+(0 x 003 C)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31] | abt_en | R/W | 0y1 | Arbiter enable <br> 0y0: Disable (DMA access not allowed) <br> 0y1: Enable |
| [30:29] | - | - | Undefined | Read as undefined. Write as zero. |
| [28] | abtmod | R/W | OyO | Arbiter mode OyO: Round-robin 0y1: Fixed priority |
| [27:14] | - | - | Undefined | Read as undefined. Write as zero. |
| [13:12] | abtpri_w1 | R/W | 0 y 11 | Master Write 1 priority $0 y 00$ to $0 y 11$ |
| [11:10] | - | - | Undefined | Read as undefined. Write as zero. |
| [9:8] | abtpri_w0 | R/W | Oy10 | Master Write 0 priority $0 y 00$ to $0 y 11$ |
| [7:6] | - | - | Undefined | Read as undefined. Write as zero. |
| [5:4] | abtpri_r1 | R/W | Oy01 | Master Read 1 priority $0 y 00$ to $0 y 11$ |
| [3:2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1:0] | abtpri_r0 | R/W | Oy00 | Master Read 0 priority 0 y 00 to 0 y 11 |

## [Description]

a. <abt_en>

Enables the arbiter operation when making an access between DMAC and AHB.
0 should be set to this bit when setting the abtmod and abtpri_* bits of this register.
Please note that 1 cannot be set to this bit in case values set for abtpri_* overlap.
Be sure to set this bit to 1 before starting a DMA access.
0y0: Disable (DMA access not allowed)
0y1: Enable
b. <abtmod>

Sets the mode of arbiter. Write access is only available when the abt_en bit is set to 0 .
If 0 is set to this bit, access rights to the AHB bus will be given in a round-robin fashion regardless of the values set to each abtpri_* bit. If 1 is set to this bit, access rights to the AHB bus will be given in accordance with the access priority based on the values set to each abtpri_* bit.
0y0: Round-robin
0y1: Fixed priority
c. <abtpri_w1>

Set the priority of DMA accesses for Master Write 1 when the fixed priority mode is selected. Write access is only available when the abt_en bit is set to 0 .

Priority ranges from [0] (highest) to [3] (lowest).
d. <abtpri_w0>

Set the priority of DMA accesses for Master Write 0 when the fixed priority mode is selected. Write access is only available when the abt_en bit is set to 0 .

Priority ranges from [0] (highest) to [3] (lowest).
e. <abtpri_r1>

Set the priority of DMA accesses for Master Read 1 when the fixed priority mode is selected. Write access is only available when the abt_en bit is set to 0 .
Priority ranges from [0] (highest) to [3] (lowest).
f. <abtpri_r0>

Set the priority of DMA accesses for Master Read 0 when the fixed priority mode is selected. Write access is only available when the abt_en bit is set to 0 .
Priority ranges from [0] (highest) to [3] (lowest).

- Note:

Be sure to set different priority values for the abtpri_w1, abtpri_w0, abtpri_r1, and abtpri_r0 bits. If the same priority values are set, you will not be able to set 1 to abt_en.
<Relationship of DMAC and the priority area of the Arbiter Setting register>
Current UDC2AB specification supports one DMAC for Master Write (DMAC_W0) and one DMAC for Master Read (DMAC_R0). The second DMAC for Master Write (DMAC_W1) and the second DMAC for Master Read (DMAC_R1) are not supported. Accordingly, setting priority for DMAC_W1 and DMAC_R1 has virtually no meaning, but you should be sure to set different priority values for the abtpri_w1, abtpri_w0, abtpri_r1, and abtpri_r0 bits as mentioned above. There will be no problem to set values for the corresponding register areas of an unpackaged DMAC. The priority areas of Arbiter Setting register correspond with DMAC as shown below.


Priority of Arbiter Setting register

Figure 3.16.6 Relationship between DMAC and priority areas
11. UDMWSADR (Master Write Start Address register)

Sets the start address of Master Write transfer (UDC2 to AHB).

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0040)$ |
| :---: | :---: | :---: | :---: | :---: |
| $[31: 0]$ | mwsadr | R/W | 0xFFFFFFFF | Master Write start address |

[Description]
a. <mwsadr>

Set the start address of Master Write transfer. However, as this master operation only supports address increments, values lower than the Master Write End Address register should be set.
12. UDMWEADR (Master Write End Address register)

Sets the end address of Master Write transfer (UDC2 to AHB).

Address $=\left(0 x F 440 \_0000\right)+(0 x 0044)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | mweadr | R/W | 0xFFFFFFFF | Master Write end address |

[Description]
a. <mweadr>

Set the end address of Master Write transfer. However, as this master only supports address increments, values above the Master Write Start Address register should be set.
13. UDMWCADR (Master Write Current Address register)

Displays the address to which transfers from endpoints to the Master Write buffers have been currently completed in Master Write transfers (UDC2 to AHB).

This register cannot be read by directly specifying the address. In order to read it, set a value to the DMAC Read Request register and then read the value from the DMAC Read Value register.

Address =(0xF440_0000)+ (0x0048)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | mwcadr | RO | $0 \times 00000000$ | Master Write current address |

## [Description]

a. <mwcadr>

Displays the addresses to which transfers from endpoints to the Master Write buffers have been currently completed in Master Write transfers. This can be used in case a timeout interrupt has occurred or an error occurred during the transfer process.
This address is incremented at the point when the data is set from the endpoint to the Master Write buffer, while the data will reside inside the target device or the Master Write buffer during the Master Write transfer process until the displayed address.
14. UDMWAHBADR (Master Write AHB Address register)

Displays the address where the transfer to the target device has completed in Master Write transfer (UDC2 to AHB).

In some DMA transfers, accesses are made on a byte basis depending on the conditions. Please note that the address to be saved is the word border even when accessing by byte.

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 440 \_0000\right)+(0 \times 004 C)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | mwahbadr | RO | 0xFFFFFFFF | Master Write AHB address |

## [Description]

a. <mwahbadr>

Displays the address where the transfer to the target device has completed in Master Write transfer. This can be used in case a timeout interrupt has occurred or an error occurred during the transfer process. This address is incremented at the point when the data is set to the target device, while the data will reside inside the target device or during the Master Write transfer process until the displayed address.
15. UDMRSADR (Master Read Start Address register)

Sets the start address of Master Read transfer (AHB to UDC2).

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0050)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :--- |
| $[31: 0]$ | mrsadr | R/W | 0xFFFFFFFF | Master Read start address |

[Description]
a. <mrsadr>

Set the start address of Master Read transfer. However, as this master only supports address increments, values lower than the Master Read End Address register should be set.
16. UDMREADR (Master Read End Address register)

Sets the end address of Master Read transfer (AHB to UDC2).

Address = (0xF440_0000) + (0x0054)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | Mreadr | R/W | 0xFFFFFFFF | Master Read end address |

[Description]
a. <Mreadr>

Set the end address of Master Read transfer. However, as this master only supports address increments, values above the Master Read Start Address register should be set.

## 17. UDMRCADR (Master Read Current Address register)

Displays the address where the transfer from the target device to the endpoint has completed in Master Read transfer (AHB to UDC2).

This register cannot be read by directly specifying the address. In order to read it, set a value to the DMAC Read Request register and then read the value from the DMAC Read Value register.

Address =(0xF440_0000)+ (0x0058)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :--- | :--- | :--- |
| $[31: 0]$ | mrcadr | RO | $0 \times 00000000$ | Master Read current address |

## [Description]

a. <mrcadr>

Displays the address to which transfers from the target device to the endpoint have been currently completed in Master Read transfers.

This address is incremented at the point when the data is set from the Master Read buffer to the endpoint, while the data will reside inside the FIFO for the endpoint during the Master Read transfer process until the displayed address.
18. UDMRAHBADR (Master Read AHB Address register)

Displays the address where the transfer from the target device to UDC2AB has completed in Master Read transfer (AHB to UDC2).
In some DMA transfers, accesses are made on a byte basis depending on the conditions. The address to be saved is the word border when accessing by byte.

Address $=\left(0 x F 440 \_0000\right)+(0 x 005 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :--- | :--- | :--- |
| $[31: 0]$ | mrahbadr | RO | 0xFFFFFFFF | Master read AHB address |

[Description]
a. <mrahbadr>

Displays the address where the transfer from the target device to UDC2AB has completed in Master Read transfer. This address is incremented at the point when the data is set from the target device, while the data will reside inside the buffer or the FIFO for the endpoint during the Master Read transfer process until the displayed address.
19. UDPWCTL (Power Detect Control register)

Controls UDC2AB when reset/suspended.

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | Undefined | - | Read as undefined. Write as zero. |
| [7] | wakeup_en | R/W | Oyo, (-) | Wakeup enable Oy0: Do not assert the WAKEUP_X signal 0y1: Assert the WAKEUP_X signal (Note 1) |
| [6] | phy_remote_wkup | R/W1S | Oyo, (-) | Remote wakeup OyO: No operation Oy1: Wakeup |
| [5] | phy_resetb | R/W | Oy1, (-) | PHY reset OyO: Reset asserted 0y1: Reset deasserted |
| [4] | suspend_x | RO | Oy1 | Suspend detection <br> Oy0: Suspended (suspend_x = 0) <br> 0y1: Not suspended (suspend_x = 1) |
| [3] | phy_suspend | R/W | Oyo, (-) | PHY suspend <br> OyO: Not suspended <br> 0y1: Suspended |
| [2] | pw_detect | RO | Oyo, (-) | USB bus power detect <br> OyO: USB bus disconnected (VBUSPOWER $=0$ ) <br> 0y1: USB bus connected (VBUSPOWER = 1) <br> (Note 2) |
| [1] | pw_resetb | R/W | Oy1, (-) | Power reset <br> Oy0: Reset asserted <br> Oy1: Reset deasserted |
| [0] | usb_reset | RO | Oyo | USB_RESET <br> OyO: usb_reset = 0 <br> 0y1: usb_reset = 1 |

Note 1: While UDC2AB originally has the function to assert the Wakeup signal, it is not supported for this LSI.
Note 2: While UDC2AB originally has the function to assert the int powerdetect interrupt when VBUS is detected, it is not supported for this LSI. Power Detect Control<pw_detect> always indicates 0.

## [Description]

a. <wakeup_en>

Set this bit to '1' if you want the system (AHB end) to sleep to stop CLK_H when the USB is suspended. If this bit is set to 1, the WAKEUP_X signal will be asserted to 0 asynchronously when the suspended status is cancelled (suspend_x $=1$ ) or the system is disconnected (VBUSPOWER $=0$ ), making it available for resuming the system.

See also section 3.16.2.13 "(4) Signal operations when suspended and resumed (disconnected)" for more information on using this bit.
0y0: Do not assert the WAKEUP_X signal 0y1: Assert the WAKEUP_X signal

Note: While UDC2AB originally has the function to assert the Wakeup signal, it is not supported for this LSI.
b. <phy_remote_wkup>

This bit is used to perform the remote wakeup function of USB. Setting this bit to 1 makes it possible to assert the udc2_wakeup output signal (wakeup input pin of UDC2) to 1. However, since setting this bit to 1 while no suspension is detected by UDC2 (when suspend_x $=1$ ) will be ignored (not to be set to 1 ), be sure to set it only when suspension is detected. It will be automatically cleared to 0 when resuming the USB is completed (when suspend_x is deasserted).

See also section 3.16.2.13 "(4) Signal operations when suspended and resumed (disconnected)" for more information on using this bit.

0y0: No operation
0y1: Wakeup
c. <phy_resetb>

Setting this bit to 0 will make the PHYRESET output signal asserted to 1 . The PHYRESET signal can be used to reset PHY. Since this bit will not be automatically released, be sure to clear it to 1 after the specified reset time of PHY.
0y0: Reset asserted
0y1: Reset deasserted
d. <suspend_x>

Detects the suspend signal (a value of the suspend_x signal from UDC2 synchronized).
0y0: Suspended (suspend_x = 0)
$0 y 1$ : Unsuspended (suspend_x = 1)
e. <phy_suspend>

Setting this bit to 1 will make the PHYSUSPEND output signal asserted to 0 (CLK_H synchronization). It can be used as a pin for suspending PHY.
Setting this bit to 1 makes the UDC2 register and DMAC Read Request register not accessible.

It will be automatically cleared to 0 when resumed (when suspend_x of UDC2 is deasserted).

See also section 3.16.2.13 "(4) Signal operations when suspended and resumed (disconnected)" for more information on using this bit.
0y0: Not suspended
0y1: Suspended
f. <pw_detect>

Indicates the status of the VBUSPOWER input pin.
0y0: USB bus disconnected (VBUSPOWER $=0$ )
$0 y 1$ : USB bus connected (VBUSPOWER = 1)
Note: While UDC2AB originally has the function to assert the int_powerdetect interrupt when VBUS is detected, it is not supported for this LSI. Power Detect Control<pw_detect> always indicates 0.
g. <pw_resetb>

Software reset for UDC2AB. (See section 3.16.2.6 "Reset" for details.).
Setting this bit to 0 will make the PW_RESETB output pin asserted to 0 .
Resetting should be made while the master operation is stopped.
Since this bit will not be automatically released, be sure to clear it.
0y0: Reset asserted
0y1: Reset deasserted
h. <usb_reset>

The value of the usb_reset signal from UDC2 synchronized.
0y0: usb_reset $=0$
$0 y 1:$ usb_reset = 1
20. UDMSTSTS (Master Status register)

This is a status register of UDC2AB.

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:5] | - | - | Undefined | Read as undefined. |
| [4] | mrepempty | RO | OyO, (-) | Master Read endpoint empty <br> $0 y 0$ : Indicates the endpoint contains some data. <br> $0 y 1$ : Indicates the endpoint is empty. |
| [3] | mrbfemp | RO | Oy1 | Master Read buffer empty <br> Oy0: Indicates the buffer for the Master Read DMA contains some data. <br> $0 y 1$ : Indicates the buffer for the Master Read DMA is empty. |
| [2] | mwbfemp | RO | 0y1 | Master Write buffer empty <br> Oy0: Indicates the buffer for the Master Write DMA contains some data. <br> $0 y 1$ : Indicates the buffer for the Master Write DMA is empty. |
| [1] | mrepdset | RO | Oy0, (-) | Master Read endpoint DATASET <br> Oy0: Data can be transferred into the endpoint. <br> 0y1: There is no space to transfer data in the endpoint. |
| [0] | mwepdset | RO | Oy0, (-) | Master Write endpoint DATASET <br> Oy0: No data exists in the endpoint. <br> $0 y 1$ : There is some data to be read in the endpoint. |

## [Description]

a. <mrepempty>

This is a register that indicates the endpoint for UDC2Rx is empty. Ensure that this bit is set to 1 when sending a NULL packet using the tx0 bit of UDC2 Setting register. (This bit is the eptx_empty input signal with CLK_H synchronization.)
$0 y 0$ : Indicates the endpoint contains some data.
$0 y 1$ : Indicates the endpoint is empty.
b. <mrbfemp>

Indicates whether or not the buffer for the Master Read DMA in UDC2AB is empty. 0y0: Indicates the buffer for the Master Read DMA contains some data. $0 y 1$ : Indicates the buffer for the Master Read DMA is empty.
c. <mwbfemp>

Indicates whether or not the buffer for the Master Write DMA in UDC2AB is empty. 0y0: Indicates the buffer for the Master Write DMA contains some data.
$0 y 1$ : Indicates the buffer for the Master Write DMA is empty.
d. <mrepdset>

This bit will be set to 1 when the data to be transmitted is set to the Tx-EP of UDC2 by Master Read DMA transfer, making no room to write in the endpoint. It will turn to 0 when the data is transferred from UDC2 by the IN-Token from the host. While this bit is set to 0, DMA transfers to the endpoint can be made. (This bit is the eptx_dataset input signal with CLK_H synchronization.)
0y0: Data can be transferred into the endpoint.
0 y 1 : There is no space to transfer data in the endpoint.
e. <mwepdset>

This bit will be set to 1 when the data received is set to the $\mathrm{Rx}-\mathrm{EP}$ of UDC2. It will turn to 0 when the entire data was read by the DMA for Master Write. (This bit is the eprx_dataset input signal with CLK_H synchronization.)
$0 y 0$ : No data exists in the endpoint.
$0 y 1$ : There is some data to be read in the endpoint.

## 21. UDTOUTCNT (Timerout Count register)

This is a register to read the timeout count value. (for debugging)
This register cannot be read by directly specifying the address. In order to read it, set a value to the DMAC Read Request register and then read the value from the DMAC Read Value register.

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0088)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | tmoutcnt | RO | $0 \times 00000000$ | Timeout count |

## [Description]

a. <tmoutent>

This is used for debugging. Values of the timer can be read when the timeout_en bit of Master Write Timeout register is enabled. It will be decremented each time CLK_U is counted after the endpoint for Master Write ( $\mathrm{Rx}-\mathrm{EP}$ ) becomes empty.

## 22. UDC2 (UDC2 register) (0x0200 to 0x03FC)

The internal register of UDC2 (16 bits) can be accessed by making an access to the ( $0 \mathrm{xF} 440 \_0000$ ) + 0x200-0x3FC. AHB data bus of UDC2AB has 32 bits, of which bits 15-0 correspond with the UDC2 data bus. Bits 31-16 are reserved bits and read-only (read value: 0 ). Make a WORD (32-bit) access for both write and read. (However, a BYTE (8-bit) access may be made for Write accesses to the EPx_FIFO register. Details will be discussed later.)

It will take some time to complete an access for both write and read (accessing period to UDC2). Be sure to begin subsequent accesses after the previous UDC2 register access is completed, using the int_udc2_reg_rd interrupt. (You can also use the udc2rdreq bit of UDC2 Read Request register to confirm the access status when reading.)

- Write access

When making a write access to the UDC2 register, write it directly in the relevant address.

- Read access

When making a read access to the UDC2 register, use UDC2 Read Request and UDC2 Read Value registers

First, you set the address to access to the UDC2 Read Request register and then read the data from the UDC2 Read Value register for reading. You cannot read the data directly from the address shown in the address map.

## - EPx_FIFO register

When making a write access to the EPx_FIFO register, a lower 1-byte access may be required in UDC2 PVCI I/F. In such a case, make a BYTE access to the lower 1 byte for UDC2AB

If a lower 1-byte access is required when making a read access, make an access via UDC2 Read Request register as usual and read the data from UDC2 Read Value register. In that case, the access to UDC2 Read Value register can be either by WORD or BYTE.

- Reserved registers in UDC2

Do not make any access to registers of endpoints not supported by UDC2 to be connected and to "Reserved" registers. (In case those registers are accessed, the access from UDC2AB to UDC2 itself will take place. It will be a Dummy write to UDC2 in case of write accesses. In case of read accesses, the read data from UDC2 (udc2_rdata) will be an indefinite value and the indefinite value will be set to the UDC2 Read Value register.)

- Accesses when UDC2 is suspended

When UDC2 is in the suspended status, register accesses to UDC2 become unavailable if the clock (= CLK_U) supply from PHY is stopped. Make no register accesses to UDC2 in such cases. If the UDC2 register is accessed when the phy_suspend bit of Power Detect Control register is set to 1 , an AHB error will be returned.

| Bit |  |  |  | Bit <br> Symbol |
| :--- | :--- | :--- | :--- | :--- |

Access flow diagram for UDC2 register is shown below.


Figure 3.16.7 Read access flow for UDC2 register


Figure 3.16.8 Write access flow for UDC2 register

### 3.16.2.6 Reset

UDC2AB supports software reset by the Power Detect Control<pw_resetb>.
It also supports master channel reset (mr_reset/mw_reset bit of DMAC Setting register) for DMAC master transfers.

- Software reset ( Power Detect Control<pw_resetb>)

Some bits of each register are initialized by hardware reset but not initialized by software reset with the values retained. As details are provided in the descriptions of each register, refer to section 3.16.2.5 "Registers".

When the USB bus power is detected, make software reset as initialization is needed.

- Master channel reset (mr_reset/mw_reset bit of DMAC Setting register)

While the mw_reset bit is provided for the Master Write transfer block and the mr_reset bit for the Master Read transfer block, only the relevant master blocks are initialized and the UDC2AB register will not be initialized. For more information on using each reset, see section 3.16.2.5 "(2) 5. UDMSTSET (DMAC Setting register)."
3.16.2.7 Interrupt Signal (INTS[21])

The interrupt output signal of UDC2AB (INTS[21]) consists of interrupts generated by UDC2 and interrupts generated from other sources. Once the interrupt condition is met, UDC2AB sets the corresponding bit of its internal Interrupt Status register. When that bit is set, INTS[21] will be asserted if the relevant bit of Interrupt Enable register has been set to "Enable."

When the relevant bit of Interrupt Enable register has been set to "Disable," 1 will be set to the corresponding bit of Interrupt Status register while INTS[21] will not be asserted. When the relevant bit of Interrupt Enable register is set to "Enable" with Interrupt Status register set, INTS[21] will be asserted immediately after the setting is made.

Initial values for Interrupt Enable register are all 0 (Disable).
The image of the aforementioned description is shown in the figure below.


Figure 3.16.9 Relationship of INTS[21] and registers
3.16.2.8 Overall Operation Sequence

The overall operation sequence of UDC2AB is as follows:

1. Hardware reset
2. Set the interrupt signal

In the Interrupt Enable register, set the required bit of the interrupt source to "Enable." See section 3.16.2.7 "Interrupt Signal (INTS[21])" for more information.
3. Detect the USB bus power supply (connect) and initialize

See section 3.16.2.11 "USB Bus Power Detecting Sequence" for more information.

Note: While UDC2AB originally has the function to assert the int_powerdetect interrupt when VBUS is detected, it is not supported for this LSI. Power Detect Control<pw_detect> always indicates 0 .
4. USB enumeration response

See section 3.16.3.4 "USB Device Response" in the section of UDC2.

## 5a. Master Read transfer

Make a Master Read transfer corresponding to the receiving request from the USB host. See section 3.16.2.9 "(1) Master Read transfer" for more information.

## 5b. Master Write transfer

Make a Master Write transfer corresponding to the sending request from the USB host. See section 3.16.2.9 "(4) Master Write transfer" for more information.
6. USB bus power supply disconnection

It may be possible that USB bus power supply is disconnected at any timing.
See section 3.16.2.11 "USB Bus Power Detecting Sequence" for more information.

Note: While UDC2AB originally has the function to assert the int powerdetect interrupt when VBUS is detected, it is not supported for this LSI. Power Detect Control<pw_detect>


Figure 3.16.10 Overall operation sequence

### 3.16.2.9 Master Transfer Operation

This section describes the master transfer operation of UDC2AB.
When you start a master transfer, be sure to set the transfer setting of the relevant endpoint of UDC2 (bus_sel of UDC2 EPx_Status register (bit14)) to the direct access mode. It is prohibited to start DMAC when it is set to "Common bus access."
(1) Master Read transfer

- EOP enable mode

Master Read transfers when UDC2STSET<eopb_enable> is set to 1 (Master Read EOP enable) are described here. Master Read operations will be as follows:

1. Set Master Read Start Address and Master Read End Address registers.
2. Set the bits associated to the Master Read operation of DMAC Setting register and set 1 to the mr_enable.
3. UDC2AB starts the data transfer to the endpoint of UDC2. UDC2 transfers the data to the IN token from the USB host.
4. When the Master Read transfer reaches the Master Read end address, UDC2AB asserts the int_mr_end_add interrupt.
5. After the handling by the software ended, return to 1 .

Note 1: About short packets
If the transfer size (Master Read End Address - Master Read Start Address + 1) is not the same size as the Max packet size, the last IN transfer will be the transfer of short packets.
Example: In case Master Read transfer size: 1035 bytes, and Max packet size: 512 bytes,
Transfers will take place in:
1st time: 512 bytes $\rightarrow$ 2nd time: 512 bytes $\rightarrow$ 3rd time: 11 bytes

Note 2: About int_mr_end_add interrupt
The int_mr_end_add interrupt occurs when the data transfer to the UDC2 endpoint is finished. In order to confirm whether the entire data has been transferred from UDC2 to the USB host, check the mrepempty bit of Master Status register.

- EOP Disable mode

Master Read transfers when UDC2STSET<eopb_enable > is set to 0 (Master Read EOP disable) are described here. Master Read operations will be as follows:

1. Set Master Read Start Address and Master Read End Address registers.
2. Set the register associated to the Master Read operation of DMAC Setting register and set 1 to the mr_enable bit.
3. UDC2AB starts the data transfer to the endpoint of UDC2. UDC2 transfers the data to the IN token from the USB host.
4. When reached the Master Read end address, UDC2AB asserts the int_mr_end_add interrupt. If the FIFO of the endpoint is as full as the maximum packet size in a Master Read transfer, the data will be transferred to the IN token from the USB host. If not, the data will remain in the FIFO and will be carried over to the next transfer.
5. After the handling by the software ended, return to 1 .

Note: When UDC2AB is used in the EOP Disable mode, short packets will not be sent out even if the data string to be sent has been transferred. EOP Disable mode should be used only in case the size of the data string is a multiple of the maximum packet size.
The mode can be used if the total size of data string is a multiple of the maximum packet size. For example, the following transfer may be allowed:

## Example:

- Size of the first Master Read transfer: 1000 bytes
- Size of the second Master Read transfer: 24 bytes (Total of first and second transfers $=1024$ bytes)
- Maximum packet size: 512 bytes

A transfer of 512 bytes will be made twice for the IN transfer.
(2) Aborting of Master Read transfers

You can abort Master Read transfers with the following operation:

1. Use UDC2 Command register to set the status of the relevant endpoint to Disabled (EP_Disable). (If aborted without making the endpoint disabled, unintended data may be sent to the USB host.)
2. In order to stop the Master Read transfer, set 1 (Abort) to UDMSTSET <mr_abort>.
3. In order to confirm that the transfer is aborted, check that the mr_enable bit of DMAC Setting register was disabled to 0 . Subsequent operations should not be made while the mr_enable bit is 1 .
(Information on the address where the transfer ended when aborted can be confirmed with Master Read Current Address and Master Read AHB Address registers.)
4. In order to initialize the Master Read transfer block, set 1 (Reset) to UDMSTSET<mr_reset>.
5. Use the Command register (EP_FIFO_Clear) to initialize the FIFO for the relevant endpoint.
6. Use the Command register (EP_Enable) to enable the relevant endpoint.
(3) Setting the maximum packet size in Master Read transfers

If the maximum packet size of the endpoint to be connected with the Master Read function of UDC2AB will be an odd number, there will be following restrictions to which you should pay attention:

- Even if the maximum packet size of the endpoint should be handled as an odd number, the setting of the max_pkt bit of UDC2 EPx_MaxPacketSize register should be an even number.

Note: Refer to the "section 3.16.4.2 "Appendix B About Setting an Odd Number of Bytes as MaxPacketSize" for more information on this setting.

- Set the eopb_enable bit of UDC2 Setting register to 1 (Master Read EOP enable).
- Make the transfer size to be specified for one Master Read transfer (Master Read End Address - Master Read Start Address + 1) not exceed the maximum packet size of an odd number.
(Example) A setting satisfying the above conditions:
- Set the maximum packet size of the endpoint (value to pass to the USB host) to be 63 bytes.
- Make the setting of the max_pkt bit of UDC2 EPx_MaxPacketSize register to be 64 bytes.
- Keep the transfer size to be specified for one Master Read transfer to 63 bytes or less.
(4) Master Write transfer
- Master Write transfer sequence

The operation of Master Write transfers are discussed here. Master Write operations will be as follows:

1. Set Master Write Start Address and Master Write End Address registers.
2. Set the bits associated to the Master Write operation of DMAC Setting register and set 1 to the mw_enable bit.
3. UDC2AB makes a Master Write transfer to the data in the endpoint received from the USB host.
4. Since the int_mw_end_add interrupt will be asserted when the writing ended to reach the Master Write End Address (with no timeout processed), you should make necessary arrangement with the software. UDC2 will return to 1 after receiving the correct packet.

Note: UDC2AB will assert the int_mw_set_add interrupt when the packet is received normally from the USB host with the mw_enable bit of DMAC Setting register disabled.
(5) Timeout

Master Write transfers would not finish if the OUT transfer from the USB host should stagnate before reaching the Master Write End Address during the transfer. In order to cope with such circumstances, you can set the timeout function.

When this timeout function is used, all data stored in the buffer in UDC2AB at the point of timeout will be transferred to AHB.
Timeout can be processed with the following operation:

1. Make an access to the Master Write Timeout register before starting a Master Write transfer and set timeoutset (timeout time) to make timeout_en enabled 1.
2. Start the Master Write transfer in accordance with the instruction in the preceding section.
3. When the timeout has occurred, the int_mw_timeout interrupt will be asserted. (The int_mw_end_add interrupt will not be asserted.) In that case, the Master Write transfer is not completed to reach the Master Write End Address. UDC2AB clears the mw_enable bit of DMAC Setting register to 0 .
4. In Master Write Current Address register, the address to which the transfer has completed to the AHB end can be confirmed.

Please note that the timeout counter advances during the Master Write transfer with the timeout function enabled, but the counter will be reset to the preset value when the OUT transfer from the USB host to the relevant endpoint is received and begin recounting (see the figure below). It means that the time until timeout is "from the point when the last transfer from the USB host to the relevant endpoint has occurred during the Master Write transfer to the preset time," rather than "from the point when the Master Write transfer has begun to the preset time."

If you do not use the timeout function, be sure to set the timeout_en bit of Master Write Timeout register to "Disable 0 " before starting the Master Write transfer. In that case, the transfer will not finish until reaching the preset Master Write End Address.


Figure 3.16.11 Example of MW timeout count
(6) Aborting of Master Write transfers

You can abort Master Write transfers with the following operation:

1. Use UDC2 Command register to set the status of the relevant endpoint to Disable (EP_Disable).
2. In order to stop the Master Write transfer, set 1 (Abort) to the mw_abort bit of DMAC Setting register.
3. In order to confirm the transfer is aborted, check the <mw_enable> of DMAC Setting register was disabled to 0 . Subsequent operations should not be made while the <mw_enable> is 1 . (Information on the address where the transfer ended when aborted can be confirmed with Master Write Current Address and Master Write AHB Address registers.)
4. In order to initialize the Master Write transfer block, set 1 (Reset) to the mw_reset bit of DMAC Setting register.
5. Use Command register (EP_FIFO_Clear) to initialize the FIFO for the relevant endpoint.
6. Use UDC2 Command register to set the status of the relevant endpoint to Enable (EP_Enable).

### 3.16.2.10USB Power Management Control

In USB, operations related to power management including detection of USB bus power supply, suspending and resuming are also prescribed in addition to normal packet transfers. This section discusses about how to control those operations.

Below is a connection diagram of signals related to power management control.

Note: Be sure to see the USB 2.0 Specification for details of operations.

*UTMI: USB 2.0 Transceiver Macrocell Interface

Figure 3.16.12 Connection diagram of control signals
(1) Connect

This section describes the sequence when detecting the power supply. After detecting the bus power from the USB host (VBUS), initialize UDC2AB and UDC2 with the following procedures:

1. Use the pw_resetb bit of Power Detect Control register to make software reset. (The pw_resetb bit is not automatically released and should be cleared by software.)
2. Make an access to UDC2AB and UDC2 registers to make necessary initial settings.
3. Use UDC2 Command register to issue the USB Ready command. UDC2 notifies the USB host of the connection via PHY. This condition enables UDC2 to accept USB_RESET from the USB host.
4. Once USB_RESET from the USB host is detected, UDC2 initializes the registers inside UDC2 and enumeration with the USB host becomes available. When USB_RESET is detected, the int_usb_reset/int_usb_reset_end interrupt occurs.

Note: While UDC2AB originally has the function to assert the int_powerdetect interrupt when VBUS is detected, it is not supported for this LSI. UDPWCTL<pw_detect> always indicates 0.
(2) Disconnect

When the USB bus power is disconnected, UDC2AB makes notification by an external interrupt. Since master transfers will not automatically stop in such circumstances, you need to make an abort process. Then use the pw_resetb bit of Power Detect Control register to make software reset.

In case the system employs the control to stop CLK_H (AHB end) while USB is suspended, no interrupt will be notified even if the power is disconnected while CLK_H is stopped. In such cases, resuming of CLK_H is required using the WAKEUP_X output signal. See section 3.16.2.13"(4) Signal operations when suspended and resumed (disconnected)" for more information.

### 3.16.2.12 USB_RESET

USB_RESET may be received not only when the USB host is connected but also at any timing.

UDC2AB asserts the int_usb_reset/int_usb_reset_end interrupt when UDC2 has received USB_RESET and returns to the default state. At this time, master transfers will not automatically stop. Use the abort function to end the transfers. Values are initialized by USB_RESET for some registers of UDC2, while they are retained for other registers (refer to the section of UDC2).

Resetting of UDC2 registers when USB_RESET is recognized should be made after the int_usb_reset_end interrupt has occurred. This is because UDC2 initializes UDC2 registers at the time it deasserts the usb_reset signal.

### 3.16.2.13 Suspend/Resume

(1) Shift to the suspended state

UDC2AB makes notification of detecting the suspended state of UDC2 by the int_suspend_resume interrupt and the suspend_x bit of Power Detect Control register. Since master transfers will not automatically stop in this circumstance, you should use the aborting function of each master transfer to make forcible termination if needed. In case PHY needs to be suspended (clock stop) after the necessary processes finished by software, you can set the phy_suspend bit of Power Detect Control register to make UDC2AB assert PHYSUSPEND_X which will put PHY in suspended state.
(2) Resuming from suspended state

UDC2AB makes notification of detecting the resuming state from the USB host by the int_suspend_resume interrupt and the suspend_x bit of Power Detect Control register. (In case the wakeup_en bit of Power Control register is set to be enabled when CLK_H is stopped, notification is made by the WAKEUP_X output signal.)

Note: While UDC2AB originally has the function to assert the Wakeup signal, it is not supported for this LSI.

Since the suspend signal to PHY (PHYSUSPEND_X) is automatically deasserted when resuming, controlling by software is not necessary unlike the case of suspending.

When resuming is recognized, make settings again for restarting master transfers.
(3) Remote wakeup from suspended state

When suspended, (in case PHY is in the suspended state) clocks for UDC2AB and UDC2 supplied by PHY (CLK_U) are stopped. Setting the phy_remote_wkup bit of Power Detect Control register to 1 in this state will make UDC2AB assert udc2_wakeup to UDC2 while deasserting the PHYSUSPEND_X signal. When the clock (CLK_U) output from PHY resumes after a certain period and the clock is supplied, UDC2 will automatically start the resuming operation.
(4) Signal operations when suspended and resumed (disconnected)

Based on the above descriptions, the signal operations when suspended and resumed (disconnected) are illustrated below.

Refer to "Figure 3.16.13 Operation of suspend/resume signals (when CLK_H is stopped)", "Figure 3.16.14 Operation of suspend/disconnect signals (when CLK_H is stopped)" if CLK_H should be stopped when resuming (disconnecting) from the USB host. Refer to "Figure 3.16.15 Operation of suspend/resume signals (when CLK_H is operating)" if CLK_H should be not stopped. Refer to "Figure 3.16.16 Operation of suspend/remote wakeup signals" for remote wakeup from UDC2AB.


Figure 3.16.13 Operation of suspend/resume signals (when CLK_H is stopped)


Figure 3.16.14 Operation of suspend/disconnect signals (when CLK_H is stopped)

Signal operation of Figure 3.16.13 and Figure 3.16.14:
(1) The int_suspend_resume interrupt occurs by detecting the suspended state on the USB bus.
(2) By the int_suspend_resume interrupt, the interrupt source is cleared by software and the phy_suspend bit of Power Detect Control register is set to 1.
(3) Setting the phy_suspend bit will assert the PHYSUSPEND_X output signal to 0 which will stop the supply of CLK_U.
(4) After setting the wakeup_en bit of Power Detect Control register to 1 by software, CLK_H can be stopped.
(5) By detecting Resume on the USB bus or disconnecting (VBUS disconnected), the WAKEUP_X output signal will be asserted to 0 asynchronously.
(6) Supply of CLK_H is started by the WAKEUP_X output signal. With the supply of CLK_H, the int_suspend_resume or the int_powerdetect interrupts will occur.
(If the rise of suspend_x is detected, the PHYSUSPEND_X output signal will be automatically deasserted.)
(7) $2.5 \mu \mathrm{~s}$ after the interrupt is asserted (time required for the signal to stabilize when VBUS is disconnected), check the pw_detect bit of the Power Detect Control register.

Depending on the external interrupt,
proceed to (8-a: WAKEUP_X is asserted by Resume.
proceed to (8)-b: WAKEUP_X is asserted by Disconnect.
<When Resumed>
(8)-a Software clears the interrupt source and the wakeup_en bit to deassert the WAKEUP_X output signal.
(9-a Resumes from suspended state
<When Disconnected>
© 8 -b Clears the phy_suspend bit to 0 by software and deasserts the PHYSUSPEND_X output signal. Also clears the interrupt source and the wakeup_en bit to deassert the WAKEUP_X output signal.
(9-b Sets the pw_resetb bit of Power Detect Control register and initializes UDC2AB.

Note: While UDC2AB originally has the function to assert the Wakeup signal, it is not supported for this LSI.


Figure 3.16.15 Operation of suspend/resume signals (when CLK_H is operating)
(1) The int_suspend_resume interrupt occurs by detecting the suspended state on the USB bus.
(2) By the int_suspend_resume interrupt, the interrupt source is cleared and the phy_suspend bit of Power Detect Control register is set to 1 by software.
(3) Setting the phy_suspend bit will assert the PHYSUSPEND_X output signal which will stop the supply of CLK_U.
(4) The int_suspend_resume interrupt occurs by detecting Resume on the USB bus.

By detecting the rise of suspend_x, the PHYSUSPEND_X output signal will be deasserted to 1 .
(5) By the int_suspend_resume interrupt, the interrupt source is cleared by Software.
© Deasserting the PHYSUSPEND_X output signal will resume the supply of CLK_U.


Figure 3.16.16 Operation of suspend/remote wakeup signals
(1) The int_suspend_resume interrupt occurs by detecting the suspended state on the USB bus.
(2) By the int_suspend_resume interrupt, the interrupt source is cleared and the phy_suspend bit of Power Detect Control register is set to 1 by software.
(3) Setting the phy_suspend bit will assert the PHYSUSPEND_X output signal to 0 which will stop the supply of CLK_U.
(4) When requesting remote wakeup, set the <phy_remote_wkup> bit of Power Detect Control register to 1 . Setting the phy_remote_wkup bit will cause UDC2 to make a remote wakeup request on the USB bus. Also, suspend_x will be deasserted to 1 asynchronously.
(5) Deasserting suspend_x will cause the int_suspend_resume interrupt to occur and the PHYSUSPEND_X output signal to be deasserted to 1 .
(6) Deasserting the PHYSUSPEND_X output signal will resume CLK_U. The phy_remote_wkup bit will be automatically cleared.
(7) Clears the int_suspend_resume interrupt source.

### 3.16.3 Overview of UDC2

UDC2 is a core which controls connection of USB functions to the Universal Serial Bus. UDC2 automatically processes the USB protocol and its PHY-end interface can be accessed via UTMI.

UDC2 has the following functions and features:

- Supports Universal Serial Bus Specification Rev. 2.0.
- Supports both High-Speed (HS) and Full-Speed (FS) (Low-Speed is not supported).
- Supports Chirp.
- Processes USB protocol.
- Detects SOF/USB_RESET/SUSPEND/RESUME.
- Generates and checks packet IDs.
- Generates and checks data synchronization bits (DATA0/DATA1/DATA2/MDATA).
- Checks CRC5, generates and checks CRC16.
- Supports PING.
- Supports 4 transfer modes (Control/Interrupt/Bulk/Isochronous).
- Supports 4 endPoint.
- Supports Dual Packet Mode (except for endpoint 0).
- Endpoints 1 to 3 can directly access FIFO (Endpoint-I/F).
- Supports USB 2.0 Transceiver Macrocell Interface (UTMI) (16 bits @ 30 MHz ).
3.16.3.1 Internal Block Structure of UDC2

The following are the block structure and outline of each block of UDC2.


Figure 3.16.17 Block diagram of UDC2
(1) SIEC (Serial Interface Engine Control) block

This block manages the protocol in USB. Its major functions are:

- Checks and generates PIDs.
- Checks and generates CRCs.
- Checks device addresses.
- Manages transfer speed (HS/FS).
- Controls PHY (transfer speed (HS/FS), mode, etc.).
- Generates test modes.
(2) IFM block

This block controls SIEC and endpoints. Its major functions are:

- Writes the received data to the relevant endpoints when received an OUT-Token.
- Reads the transmit data from the relevant endpoints when an IN-Token is received.
- Controls and manages the status of UDC2.0.
(3) PVCIIF block

This block controls reading and writing between IFM and external register access bus (PVCI).

PVCI bus accesses via UDC2AB.
(4) EP0 block

This block controls sending and receiving data in Control transfers. When sending or receiving data with DATA-Stage of Control transfers, you should access the FIFO in this block via PVCI-I/F.
(5) EPx block

This block controls sending and receiving data of EPx ( $\mathrm{x}=1,2,3$ ). FIFO can be directly accessed via the Endpoint-I/F. The Endpoint-I/F can make burst transfers.

Please note there are two endpoints; one for sending and another for receiving. Direction of endpoints (send/receive) will be fixed on a hardware basis.

### 3.16.3.2 Specifications of Flags

The UDC2 core outputs various events on USB as flags when they occur. This section discusses those flags.
(1) USB_RESET

Asserts "H" while receiving USB_RESET. Since UDC2 returns to the Default-State by receiving USB_RESET, the application also needs to return to the Default-State.

In Full-Speed operation, UDC2 asserts this flag when SE0 on the USB bus was recognized for $2.5 \mu$ s or longer. In High-Speed operation, the flag is asserted when SE0 was recognized for 3 ms or longer, after determining whether USB_RESET or suspended state. Then, after UDC2 has driven Chirp-K for about 1.5 ms the flag will be deasserted when either one of the following states was recognized:

1. Chirp from the host (K-J-K-J-K-J) was recognized.
2.2 ms or longer has passed without recognizing Chirp from the host (K-J-K-J-K-J).

Note: While the time when the host begins Chirp and the driving time of Chirp-K and Chirp-J depend on the host, asserting period of the USB_RESET flag is around 1.74 ms to 3.5 ms .
(2) INT_SETUP

In Control transfers, asserts "H" after receiving the Setup-Token. When this interrupt is recognized, the software should read the Setup-Data storage register (8 bytes) to make judgment of request. This interrupt will be deasserted by writing 1 into the relevant bit (bit 0 ) of INT register. INT register should be cleared at the point the interrupt was recognized

## (3) INT_STATUS_NAK

In Control transfers, when the host proceeds to the STATUS-Stage and transmits packets while UDC2 is processing the DATA-Stage (before issuing the "Setup_Fin" command), UDC2 will return "NAK" and asserts this flag to "H". When this interrupt is recognized, the software should issue the "Setup_Fin" command from the Command register to make the STATUS-Stage of UDC2 end. This interrupt will be deasserted by writing 1 into the relevant bit (bit 1) of INT register. INT register should be cleared at the point the interrupt was recognized.

## (4) INT STATUS

In Control transfers, asserts "H" after finishing the STATUS-Stage normally. This interrupt will be deasserted by writing 1 into the relevant bit (bit 2) of INT register. INT register should be cleared at the point the interrupt was recognized.
(5) INT_EP0

In the DATA-Stage of Control transfers, asserts "H" when "ACK" was sent or received (when the transaction finished normally). This interrupt will be deasserted by writing 1 into the relevant bit (bit 5) of INT register. INT register should be cleared at the point the interrupt was recognized.
(6) INT_EP

In endpoints other than Endpoint 0, asserts "H" when "ACK" was sent or received (when the transaction finished normally). In that case, which endpoint the transfer was made can be identified by checking INT_EP register. This interrupt will be deasserted by writing 1 into the relevant bit (bit 6) of INT register, or by writing 1 into all bits set in INT_EP register. INT register should be cleared at the point the interrupt was recognized.

## (7) INT_RX_ZERO

"H" is asserted when Zero-Length data is received. In Control transfers, however, "H" is asserted only when Zero-Length data is received in the DATA-Stage. It will not be asserted when Zero-Length data is received in the STATUS-Stage. Which endpoint has received the data can be identified by reading the bits [11:8] of Command register or checking INT_RX_DATA0 register. This interrupt will be deasserted by writing 1 into the relevant bit (bit 3) of INT register, or by writing 1 into all bits set in INT_RX_DATA0 register. INT_RX_DATA0 register should be cleared at the point the interrupt was recognized.

## (8) INT_SOF

Asserts "H" when SOF was received. This interrupt will be deasserted by writing 1 into the relevant bit (bit 4) of INT register. INT register should be cleared at the point the interrupt was recognized.

SOF is a packet indicating the start of a frame ( $\mu$ frame). It is transmitted from the host to devices every 1 ms in the Full-Speed transfers, and every $125 \mu \mathrm{~s}$ in the High-Speed transfers.
(9) INT_NAK

In endpoints other than Endpoint 0, asserts " H " when NAK is transmitted. In that case, which endpoint has transmitted the NAK can be identified by checking INT_NAK register. This interrupt will be deasserted by writing 1 into the relevant bit (bit 7) of INT register, or by writing 1 into all bits set in INT_NAK register. By default, this flag will not be asserted when NAK was transmitted. Therefore, you should write 0 into the relevant endpoint of INT_NAK_MASK register to release the mask in order to use this flag.

### 3.16.3.3 Registers

UDC2 has the following registers:

- Device Status

Address-State register
USB-Testmode register

- Setup Data Storage
bRequest-bmRequestType register wIndex register
- Interrupt Control

INT register
INT_RX_DATA0 register

- EP0 Control Status

EP0_MaxPacketSize register
EP0_Datasize register

- EPx Control Status

EPx_MaxPacketSize register
EPx_Datasize register

INT_EP register
INT_NAK register

Frame register
Command register
wValue register
wLength register

INT_EP_MASK register
INT_NAK_MASK register

EP0_Status register
EP0_FIFO register

EPx_Status register
EPx_FIFO register

Table 3.16.2 shows the register map of UDC2.
Table 3.16.2 Register map

|  | Register Name | Address (base +) | Description |
| :---: | :---: | :---: | :---: |
|  | UD2ADR | 0x0200 | UDC2 Address-State Register |
|  | UD2FRM | 0x0204 | UDC2 Frame Register |
|  | UD2TMD | 0x0208 | UDC2 USB-Testmode Register |
|  | UD2CMD | 0x020C | UDC2 Command Register |
|  | UD2BRQ | $0 \times 0210$ | UDC2 bRequest-bmRequestType Register |
|  | UD2WVL | 0x0214 | UDC2 wValue Register |
|  | UD2WIDX | $0 \times 0218$ | UDC2 wIndex Register |
|  | UD2WLGTH | 0x021C | UDC2 wLength Register |
|  | UD2INT | 0x0220 | UDC2 INT Register |
|  | UD2INTEP | 0x0224 | UDC2 INT_EP Register |
|  | UD2INTEPMSK | $0 \times 0228$ | UDC2 INT_EP_MASK Register |
|  | UD2INTRX0 | 0x022C | UDC2 INT_RX_DATA0 Register |
|  | UD2EP0MSZ | 0x0230 | UDC2 EP0_MaxPacketSize Register |
|  | UD2EP0STS | 0x0234 | UDC2 EP0_Status Register |
|  | UD2EPODSZ | 0x0238 | UDC2 EPO_Datasize Register |
|  | UD2EP0FIFO | 0x023C | UDC2 EP0_FIFO Register |
|  | UD2EP1MSZ | 0x0240 | UDC2 EP1_MaxPacketSize Register |
|  | UD2EP1STS | 0x0244 | UDC2 EP1_Status Register |
|  | UD2EP1DSZ | 0x0248 | UDC2 EP1_Datasize Register |
|  | UD2EP1FIFO | 0x024C | UDC2 EP1_FIFO Register |
|  | UD2EP2MSZ | 0x0250 | UDC2 EP2_MaxPacketSize Register |
|  | UD2EP2STS | 0x0254 | UDC2 EP2_Status Register |
|  | UD2EP2DSZ | 0x0258 | UDC2 EP2_Datasize Register |
|  | UD2EP2FIFO | 0x025C | UDC2 EP2_FIFO Register |
|  | Reserved | 0x0260 to 0x03FC |  |
|  | UD2INTNAK | 0x0330 | UDC2 INT_NAK Register |
|  | UD2INTNAKMSK | 0x0334 | UDC2 INT_NAK_MASK Register |
|  | Reserved | 0x0338 to 0x03FC |  |

The following sections describe the registers in UDC2 in detail.
The descriptions of each bit have the following meanings:

## (Example)

EPx_Datasize (EPx_Datasize register)
Address $=\left(0 x F 440 \_0000\right)+(0 x 0000)$

| Bit | Bit <br> Symbol <br> $($ Note 1) | Type <br> $($ Note 2) | Reset <br> Value <br> $($ Note 3) | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 11]$ | - | - | Undefined | Read as undefined. |
| $[10: 0]$ | size[10:0] | RO | Oy00000000000, <br> $(-)(-)(-)(-)(-)(-)$ <br> $(-)(-)(-)(-)$ | Indicates the number of valid data bytes stored in <br> EPx_FIFO. In the Dual Packet mode, the number of <br> data bytes to be accessed first will be shown. |

Note 1: Bit Symbol
Name of each bit.
Those shown as "-" are reserved bits which cannot be written. 0 will be returned when read.
Note 2: Register properties

| RO | : Read only. Write is ignored. |
| :--- | :--- |
| WO | : Write only. "0" will be returned when read. |
| R/W | : Read/Write |

Note 3: Reset value
"Reset Value" is the initial value for the bit after resetting (1 or 0). Initial values after "USB_RESET" are shown in parentheses and those bits which will not be reset by "USB_RESET" are indicated with a hyphen.

The following subsections describe each register in detail.
(1) Device Status Registers

1. UD2ADR (Address-State register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | stage_err | RO | Oy0 | Indicates whether Control transfers finished normally up to the STATUS-Stage. <br> Oy0: Other than below conditions <br> 0y1: Received the Setup-Token in <br> DATA-Stage/STATUS-Stage or "STALL" transmission. |
| [14] | ep_bi_mode | R/W | Oy0, (-) | Selects whether to use the endpoint bidirectionally as a driver. (Note 2) <br> OyO: Single direction <br> $0 y 1$ : Dual direction |
| [13:12] | cur_speed[1:0] | RO | Oy01,(Note1) | Indicates the present transfer mode on the USB bus. <br> Oy00: Reserved 0y01: Full-Speed <br> 0y10: High-Speed 0y11: Reserved |
| [11] | Suspend | RO | Oy0 | Indicates whether or not UDC2 is in suspended state. Oy0: Normal, <br> 0y1: Suspended |
| [10] | Configured | R/W | Oy0 | Sets the present device state of UDC2. |
| [9] | Addressed | R/W | Oy0 | 0y001:Default (to be set when the DeviceAddress=0 was |
| [8] | Default | R/W | Oy0,(1) | specified by the Set_address request in <br> Default/Address state (this will be set by the hardware when USB_RESET is received)) <br> 0y010:Addressed (to be set when ConfigurationVallue $=0$ was specified by the Set_configuration request after the Set_address request finished normally and in the Address/Configured state) <br> $0 y 100$ :Configured (to be set when the Set_config request is received) |
| [7] | - | - | Undefined | Read as undefined. Write as zero. |
| [6:0] | dev_adr[6:0] | R/W | Oy0000000 | Sets the device address assigned by the host. |

Note 1: The initial value of cur_speed[1:0] (bits [13:12]) after USB_RESET is "0y10" (high-Speed) if the Chirp sequencehas been sucessful, and "0y01" (Full-Speed) if it has failed.
Note 2 : About TMPA900CM, EP0: single direction / dual direction. EP1, EP2 and EP3: single direction. only

## [Description]

a. <stage_err>

Indicates whether Control transfers finished normally up to the STATUS-Stage.
1 will be set when the Setup-Token is received in DATA-Stage/STATUS-Stage or in the case of "STALL" transmission. When set, it will be cleared when the next Control transfer has been finished normally.
0y0: Other than above conditions
0y1: Received the Setup-Token in DATA-Stage/STATUS-Stage or "STALL" transmission.
b. <ep_bi_mode>

Selects whether to use the endpoint bidirectionally as a driver.
Setting this bit to 1 will enable an endpoint number to be used bidirectionally in USB communication.

0y0: Single direction
0y1: Dual direction
c. <cur_speed[1:0]>

Indicates the present transfer mode on the USB bus.
0y00: Reserved
0y01: Full-Speed
0y10: High-Speed
0y11: Reserved
d. <suspend>

Indicates whether or not UDC2 is in suspended state.
0y0: Normal
0y1: Suspended
e. <configured>, <addressed>, <default>

Set the present device state of UDC2. This should be set in accordance with the request received from the host. Please note that you should not set 1 to more than one bit.

0y001: default (to be set when the DeviceAddress $=0$ was specified by the Set_address request in Default/Address state (this will be set by the hardware when USB_RESET is received))
0y010: addressed (to be set when ConfigurationVallue $=0$ was specified by the
Set_configuration request after the Set_address request finished normally and in the Address/Configured state)
0y100: configured (to be set when the Set_config request is received)
f. <dev_adr[6:0]>

Sets the device address assigned by the host.
The device address should be set after Set_address has finished normally (after STATUS-Stage finished normally).
2. UD2FRM (Frame register)

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0204)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | create_sof | R/W | OyO | Sets whether to generate the SOF flag internally when the SOF from the host is unavailable due to a bus error. <br> Oy0: Generates no flag <br> Oy1: Generates a flag |
| [14] | - | - | Undefined | Read as undefined. Write as zero. |
| [13:12] | f_status[1:0] | RO | 0y10, (-)(-) | Indicates the status of the frame number. <br> 0y00: Before <br> 0y01: Valid <br> 0y10: Lost |
| [11] | - | - | Undefined | Read as undefined. Write as zero. |
| [10:0] | frame[10:0] | RO | 0y00000000000 | Indicates the frame number when SOF is received. |

[Description]
a. <create_sof>

Sets whether to generate the SOF flag internally when the SOF from the host is unavailable due to a bus error. This should be set if you wish to synchronize frames by SOF in Isochronous transfers. If enabled, the internal frame time counter will operate and the SOF flag will be output even when the SOF-Token could not be received successfully.
0 y 0 : Generates no flag
0 y 1 : Generates a flag
b. <f_status[1:0]>

Indicates the status of the frame number.
0y00: Before: Will be set if the Micro SOF/SOF was not received when 1frame-time (HS: $125 \mu \mathrm{~s} / \mathrm{FS}: 1 \mathrm{~ms}$ ) has passed after receiving the Micro SOF/SOF when Create_sof is enabled. In the Frame register, the frame number received in the last Micro SOF/SOF has been set.
0y01: Valid: Will be set when the Micro SOF/SOF was received. Indicates a valid frame number is set in the Frame register.
0y10: Lost: Indicates that the frame number maintained by the host is not synchronized with the value of Frame register. Accordingly, this will be set in the following cases:

1. When the system was reset or suspended
2. If the next Micro SOF/SOF was not received when 2 frame-time (HS: 125 $\times 2 \mathrm{us} / \mathrm{FS}: 1 \times 2 \mathrm{~ms})$ has passed after receiving the previous Micro SOF/SOF when Create_sof is enabled.
However, since the same frame number of Micro SOF will be sent eight times in a row in High-Speed transfers, the frame number sent from the host may seem to be synchronized with the value of Frame register even in the Lost status. Please note, however, they are not actually synchronized when considering the frame number and the number of times that frame number was sent. Also note that transition to the Lost status only happens after the system was reset or when it is suspended if Create_sof is disabled.
c. <frame[10:0]>

Indicates the frame number when SOF is received.
This will be valid when $f$ _status is "Valid". Should not be used if f_status is "Before" or "Lost" as correct values are not set.
3. UD2TMD (USB-Testmode register)

Address $=\left(0 x F 440 \_0000\right)+(0 x 0208)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:13] | - | - | Undefined | Read as undefined. Write as zero. |
| [12] | packet | RO | Oy0 | Indicates the test mode currently set. |
| [11] | seO_nak | RO | Oy0 | 0y0001: test」 |
| [10] | test_k | RO | Oy0 | Oy0010: test_k |
| [9] | test ${ }^{\text {j }}$ | RO | Oy0 | 0y0100: se0_nak <br> 0y1000: test_packet |
| [8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7:0] | t_sel[7:0] | R/W | 0x00 | Sets the test mode. |

[Description]
a. <packet>, <se0_nak>, <test_k>, <test_j>,

Indicates the test mode currently set.
0y0001: test_j
0y0010: test_k
0y0100: se0_nak
0y1000: test_packet
b. <t_sel[7:0]>

Sets the test mode. Set the value of TestModeSelectors specified by Set_Feature.
4. UD2CMD (Command register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | int_toggle | R/W | OyO | Makes the DATA-PID toggle when Handshake is not received in Interrupt-IN transfers. <br> Oy0: Do not toggle when not received <br> 0y1: Toggle when not received as well |
| [14:12] | - | - | Undefined | Read as undefined. Write as zero. |
| [11:8] | rx_nullpkt_ep[3:0] | RO | 0y0000, $(-)(-)(-)(-)$ | Indicates the receiving endpoint when Zero-Length data is received. |
| [7:4] | ep[3:0] | R/W | $0 y 0000$ | Sets the endpoint where the command to be issued will be valid. |
| [3:0] | com[3:0] | R/W | $0 y 0000$ | Sets the command to be issued for the endpoint selected in ep[3:0]. <br> 0x0: Reserved <br> $0 \times 1$ : Setup_Fin <br> 0x2: Set_DATA0 <br> 0x4: EP_Stall <br> 0x5: EP_Invalid <br> 0x6: Reserved <br> 0x7: EP_Disable <br> 0x8: EP_Enable <br> 0x9: All_EP_Invalid <br> 0xA: USB_Ready <br> 0xB: Setup_Received <br> 0xC: EP_EOP <br> 0xD: EP_FIFO_Clear <br> 0xE: EP_TX_ODATA <br> 0xF: Reserved |

## [Description]

a. <int_toggle>

Makes the DATA-PID toggle when Handshake is not received in Interrupt-IN transfers.
0y0: Do not toggle when not received
$0 y 1$ : Toggle when not received as well
b. <rx_nullpkt_ep[3:0]>

Indicates the receiving endpoint when Zero-Length data is received.
When the "int_rx_zero" flag is asserted, read this bit to check to which endpoint it was asserted. Once Zero-Length data is received and the endpoint number is retained, the value of this register will be retained until Zero-Length data is received next time or hardware reset (reset_x $=0$ ) is made. If there is more than one endpoint of OUT direction, this bit will be renewed each time Zero-Length data is received. In that case, INT_RX_DATA0 register can be used to identify which endpoint has received the data.
c. $<\mathrm{ep}[3: 0]>$

Sets the endpoint where the command to be issued will be valid. (Do not specify an endpoint not existing.)
d. <com[3:0]>

Sets the command to be issued for the endpoint selected in ep[3:0].

0x0: Reserved
0x1: Setup_Fin

0x2: Set_DATA0

0x3: EP_Reset

0x4: EP_Stall

0x5: EP_Invalid

Not to be specified.
(Should be issued only for EP0.)
This is a command for setting the end of DATA-Stage in Control transfers. As UDC2 continues to send back "NAK" to the
STATUS-Stage until this command is issued, the command should be issued when the DATA-Stage finishes or INT_STATUS_NAK was received.
Note: "Setup Fin" command after reading all received data during data stage of Control-WR
(Can be issued to EPs except EP0. Should not be issued to EP0.)
A command for clearing toggling of endpoints. While toggling is automatically updated by UDC2 in normal transfers, this command should be issued if it needs to be cleared by software.
(Can be issued to any EP.)
A command for clearing the data and status of endpoints. Issue this command when you want to reset an endpoint in such cases as setting endpoints of Set_Configuration and Set_Interface or resetting the endpoint by Clear_Feature. This command will reset the following 5 points:

1. Clear the bits 13-12 (toggle) of EPO/EPx_Status register to DATAO
2.Clear the bits 11-9 (status) of EPO/EPx_Status register to Ready
3.Clear the bit 12 (dset) of EPO/EPx_MaxPacketSize register and clear the EP0/EPx_Datasize register
2. Clear the bit 15 (tx_Odata) of EPO/EPx_MaxPacketSize register
5.Clear the bit 15 (tx_Odata) of EPO/EPx_MaxPacketSize register

UDC2 makes toggling control by hardware for every transfer. If this command is issued when a transfer of endpoints is in progress, toggling of the relevant endpoint will also be cleared which may cause the synchronization with the host be lost. As in the case of receiving requests as mentioned above, the command should be issued when it is possible to make synchronization with the host.
(Can be issued to any EP.)
A command for setting the status of endpoints to "Stall". Issue this command when you want to set the status of an endpoint to "Stall" in such cases as stalling an endpoint by Set_Feature. When this command is issued, "STALL" will be always sent back for the endpoint set. However, the Stall status of EP0 will be cleared when the Setup-Token is received.
This command should not be issued for endpoints where Isochronous transfers are used, since transfers are made without Handshake in Isochronous transfers. Even if this command is issued for endpoints where Isochronous transfers are set (by t_type (bits[3:2]) of EPx_Status register), "STALL" will not be sent back.
(Can be issued to EPs except EP0. Should not be issued to EP0.)
A command for setting the status of endpoints to "Invalid". Please issue this command when disabling endpoints that will not be used when using Set_Config or Set_Interface to set endpoints. When this command is issued, the endpoints set will make no response. This command should not be issued while transfers of each endpoint are in progress.

| 0x6: Reserved | Not to be specified. |
| :--- | :--- |
| 0x7: EP_Disable | (Can be issued to EPs except EP0. Should not be issued to EP0.) |
|  | A command for making an endpoint disabled. When this command is |
| issued, "NAK" will be always sent back from the endpoint set. This |  |
|  | command should not be issued for endpoints where Isochronous |
|  | transfers are used, since transfers are made without Handshake in |
|  | Isochronous transfers. Even if this command is issued for endpoints |
|  | where Isochronous transfers are set (by t_type (bits[3:2]) of |
|  | EPx_Status register), "NAK" will not be sent back. |
|  | (Can be issued to EPs except EP0. Should not be issued to EP0.) |
|  | A command for making an endpoint enabled. Issue this command to |
| 0x8: EP_Enable |  |
|  | cancel the disabled status set by "EP_Disable" command. |
|  | (Setting for EP is invalid.) |
|  | A command for setting the status of all endpoints other than EP0 to |
|  | "Invalid". Issue this command when you want to apply the |
|  | "EP_Invalid" command for all endpoints. Issue this command when |
|  | processing Set_Configuration and Set_Interface like the "EP_Invalid" |
|  | command. |
|  | (Should be issued only for EP0.) |
|  | A command for making connection with the USB cable. Issue this |
|  | command at the point when communication with the host has become |
|  | effective after confirming the connection with the cable. Pull-Up of DP |
|  | will be made only after this command is issued, and the status of cable |

> 0xE: EP_TX_0DATA (Can be issued to any EP.)
> A command for setting Zero-Length data to an endpoint. Issue this command when you want to transmit Zero-Length data. In the case of transmitting Zero-Length data in Bulk-IN transfers and others to indicate the final transfer, read EPx_Datasize register and confirm it is 0 (no data exists in the FIFO of EPx ) before setting this command. In the case of writing data from Endpoint-I/F, set this command after the data was written and epx_val became 0 . When this command was set, bit 15 (tx_0data) of EPx_MaxPacketSize register of the endpoint will be set.
> Ensure that this tx_0data becomes 0 before setting the next data. In Isochronous-IN transfers, Zero-Length data will be automatically transmitted to the IN-Token if no data is set in the FIFO of the endpoint. This command should not be issued in that case.
> 0xF: Reserved Not to be specified.

Settings for the following commands will be suspended when issued during a USB transfer, which will be executed after the USB transfer has finished. Suspension of the command will take place for each endpoint.

```
0x2: Set_DATA0
0x3: EP_Reset
0x4: EP_Stall
0x5: EP_Invalid
0x7: EP_Disable
0x8: EP_Enable
0x9: All_EP_Invalid
0xD: EP_FIFO_Clear
0xE: EP_TX_0DATA
```

Therefore, when commands were issued successively for the same endpoint while a USB transfer is in progress, commands will be overwritten and only the one last issued will be valid. If you need to issue commands to an endpoint successively, poll Epx_Status/ Epx_Datasize register to confirm that the command has become valid before issuing next ones. Also, when making an access to the Endpoint-I/F immediately after clearing the FIFO using the EP_Reset/EP_FIFO_Clear command, poll EPx_Datasize register to confirm that the command has become valid before resuming the access to the Endpoint-I/F.

For Endpoint 0, the following commands will be invalid until the Setup_Received command is issued after receiving the Setup-Token:

0x1: Setup_Fin
0x2: Set_DATA0
0x3: EP_Reset
0x4: EP_Stall
0xC: EP_EOP
0xD: EP_FIFO_Clear
0xE: EP_TX_0DATA

When the "EP_Stall" command was set to EPx, "Stall" will be set to the bits[11:9] (status) of EPx_Status register. When EP_Disable was set, 1 will be set to the bit 8 (disable) of EPx_Status register. When these two commands (EP_Stall and EP_Disable) were set to the same EPx and the status becomes "Stall" with disable = 1, "STALL" will be transmitted in the transfer.

When the "EP_Invalid" command was set to EPx, "Invalid" will be set to the status of EPx_Status register. When the two commands (EP_Invalid and EP_Disable) were set to the same EPx and the status becomes "Invalid" with disable $=1$, no response will be made in the transfer.

When EPx_Status register has disable = 1 and EPx_MaxPacketSize register has bit 15 $($ tx_0data $)=1$, Zero-Length data will be transmitted once in the transfer. After the Zero-Length data was successfully transferred, "NAK" will be transmitted.

## (2) Setup-Data Storage Registers

These registers overwrite the Setup-Data they received each time after receiving a Setup-Token. When the INT_SETUP interrupt has occurred, read these registers to determine the type of the request.

1. UD2BRQ (bRequest-bmRequestType register)

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0210)$

| Bit | $\begin{array}{c}\text { Bit } \\ \text { Symbol }\end{array}$ | Type | $\begin{array}{c}\text { Reset } \\ \text { Value }\end{array}$ | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. |
| $[15: 8]$ | request[7:0] | RO | 0x00 | $\begin{array}{l}\text { Indicates the data of the second byte received with the } \\ \text { Setup-Token (bRequest field). }\end{array}$ |
| $[7]$ | dir | RO | 0y0 | $\begin{array}{l}\text { Indicates the data of the first byte received with the Setup-Token } \\ \text { (bRequestType field). } \\ \text { Direction of Control transfers } \\ \text { Oy0: Control-WR transfer }\end{array} \quad$ Oy1: Control-RD transfer |$]$| [6:5] |
| :--- |
| req_type[1:0] |
| [4:0] |
| recipient[4:0] |

## [Description]

a. <request[7:0]>

Indicates the data of the second byte received with the Setup-Token (bRequest field).
b. <dir>

Indicates the data of the first byte received with the Setup-Token (bRequestType field).
Direction of Control transfers
0y0: Control-WR transfer
0y1: Control-RD transfer
c. <req_type[1:0]>

Type of requests
0y00: Standard request
0y01: Class request
0y10: Vendor request
0y11: Reserved
d. <recipient[4:0]>

Requests are received by:
0y00000: Device
0y00001: Interface
0y00010: Endpoint
0y00011: etc.
0y00100-0y11111: Reserved
2. UD2WVL (wValue register)

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0214)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. |
| $[15: 8]$ | value[15:8] | RO | $0 \times 00$ | Indicates the data of the fourth byte received with the <br> Setup-Token (wValue (H) field). |
| $[7: 0]$ | value[7:0] | RO | $0 \times 00$ | Indicates the data of the third byte received with the Setup-Token <br> (wValue (L) field). |

[Description]
a. <value[15:8]>

Indicates the data of the fourth byte received with the Setup-Token (wValue (H) field).
b. <value[7:0]>

Indicates the data of the third byte received with the Setup-Token (wValue (L) field)
3. UD2WIDX (wIndex register)

Address $=\left(0 x F 440 \_0000\right)+(0 x 0218)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. |
| $[15: 8]$ | index[15:8] | RO | $0 \times 00$ | Indicates the data of the sixth byte received with the Setup-Token <br> (wIndex (H) field). |
| $[7: 0]$ | index[7:0] | RO | $0 \times 00$ | Indicates the data of the fifth byte received with the Setup-Token <br> (wIndex (L) field). |

[Description]
a. <index[15:8]>

Indicates the data of the sixth byte received with the Setup-Token (wIndex (H) field).
b. <index[7:0]>

Indicates the data of the fifth byte received with the Setup-Token (wIndex (L) field).
4. UD2WLGTH (wLength register)

Address $=\left(0 x F 440 \_0000\right)+(0 x 021 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. |
| $[15: 8]$ | length[15:8] | RO | $0 \times 00$ | Indicates the data of the eighth byte received with the <br> Setup-Token (wLength (H) field). |
| $[7: 0]$ | length[ $7: 0]$ | RO | $0 \times 00$ | Indicates the data of the seventh byte received with the <br> Setup-Token (wLength (L) field). |

## [Description]

a. <length[15:8]>

Indicates the data of the eighth byte received with the Setup-Token (wLength (H) field).
b. <length[7:0]>

Indicates the data of the seventh byte received with the Setup-Token (wLength (L) field).
(3) Interrupt Control registers

1. UD2INT (INT register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0220)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | m_nak | R/W | OyO | Sets whether or not to output "i_nak (bit 7)" to the INT_NAK pin. 0y0: Enable (output) 0y1: Disable (no output) |
| [14] | m_ep | R/W | Oy0 | Sets whether or not to output "i_ep (bit 6)" to the INT_EP pin. Oy0: Enable (output) Oy1: Disable (no output) |
| [13] | m_ep0 | R/W | Oy0 | Sets whether or not to output "i_ep0 (bit 5)" to the INT_EP0 pin. Oy0: Enable (output) Oy1: Disable (no output) |
| [12] | m_sof | R/W | OyO | Sets whether or not to output "i_sof (bit 4)" to the INT_SOF pin. Oy0: Enable (output) 0y1: Disable (no output) |
| [11] | m_rx_data0 | R/W | Oy0 | Sets whether or not to output "i_rx_data0 (bit 3)" to the INT_RX_ZERO pin. <br> Oy0: Enable (output) Oy1: Disable (no output) |
| [10] | m_status | R/W | Oy0 | Sets whether or not to output "i_status (bit 2)" to the INT_STATUS pin. <br> Oy0: Enable (output) 0y1: Disable (no output) |
| [9] | m_status_nak | R/W | OyO | Sets whether or not to output "i_status_nak(bit1)" to the INT_STATUS_NAK pin. <br> Oy0: Enable (output) 0y1: Disable (no output) |
| [8] | m_setup | R/W | OyO | Sets whether or not to output "i_setup (bit 0)" to the INT_SETUP pin. <br> Oy0: Enable (output) 0y1: Disable (no output) |
| [7] | i_nak | R/W | Oy0 | This will be set to 1 when NAK is transmitted by EPs except EPO. |
| [6] | i_ep | R/W | Oy0 | This will be set to 1 when transfers to EPs other than EPO have successfully finished |
| [5] | i_ep0 | R/W | OyO | This will be set to 1 when the transfer to EPO has successfully finished. |
| [4] | i_sof | R/W | Oy0 | This will be set to 1 when the SOF-token is received or after 1 frame-time was counted in the create_sof mode. |
| [3] | i_rx_data0 | R/W | Oy0 | This will be set to 1 when Zero-Length data is received. |
| [2] | i_status | R/W | Oy0 | This will be set to 1 when the STATUS-Stage has successfully finished in Control transfers at EPO. |
| [1] | i_status_nak | R/W | OyO | This will be set to 1 when "NAK" is reruned during packet reception of the STATUS-Stage during Control-RD transfer to EPO. |
| [0] | i_setup | R/W | Oy0 | This will be set to 1 when the Setup-Token was received in Control transfers at EPO. |

Note: The lower byte (bits 7-0) will be cleared by writing 1 to the relevant bits.

## [Description]

a. <m_nak>

Sets whether or not to output "i_nak (bit 7)" to the INT_NAK pin.
0y0: Enable (output)
$0 y 1$ : Disable (no output)
b. <m_ep>

Sets whether or not to output "i_ep (bit 6)" to the INT_EP pin.
0y0: Enable (output)
0y1: Disable (no output)
c. <m_ep0>

0y0: Enable (output)
0y1: Disable (no output)
d. <m_sof>

Sets whether or not to output "i_sof (bit 4)" to the INT_SOF pin.
0y0: Enable (output)
$0 y 1$ : Disable (no output)
e. <m_rx_data0>

Sets whether or not to output "i_rx_data0 (bit 3)" to the INT_RX_ZERO pin.
0y0: Enable (output)
$0 y 1$ : Disable (no output)
f. <m_status>

Sets whether or not to output "i_status (bit 2)" to the INT_STATUS pin.
0y0: Enable (output)
$0 y 1$ : Disable (no output)
g. <m_status_nak>

Sets whether or not to output "i_status_nak(bit1)" to the INT_STATUS_NAK pin.
0y0: Enable (output)
$0 y 1$ : Disable (no output)
h. <m_setup>

Sets whether or not to output "i_setup (bit 0)" to the INT_SETUP pin.
0y0: Enable (output)
$0 y 1$ : Disable (no output)
i. <i_nak>

This will be set to 1 when NAK is transmitted by EPs except EP0.
(EPs to which you wish to output the INT_NAK flag can be selected using INT_NAK_MASK register). Writing 1 to this bit will make each bit of INT_NAK register cleared to 0.
j. <i_ep>

This will be set to 1 when transfers to EPs other than EP0 have successfully finished (EPs to which you wish to output the flag can be selected using INT_EP_MASK register). Writing 1 to this bit will make each bit of INT_EP register cleared to 0 .
k. <i_ep0>

This will be set to 1 when the transfer to EP0 has successfully finished.

1. <i_sof>

This will be set to 1 when the SOF-token is received or after 1 frame-time was counted in the create_sof mode.
m. <i_rx_data0>

This will be set to 1 when Zero-Length data is received. (EPs to which you wish to output the flag can be selected using INT_EP_MASK register). Writing 1 to this bit will make each bit of INT_RX_DATA0 register cleared to 0 . This will not be set to 1 when Zero-Length data is received in the STATUS-Stage of Control-RD transfers.
n. <i_status>

This will be set to 1 when the STATUS-Stage has successfully finished in Control transfers at EPO. (This will be set to 1 when Zero-Length data is received in the STATUS-Stage and successfully finished in Control-RD transfers, and when Zero-Length data is transmitted in the STATUS-Stage and successfully finished in Control-WR transfers.)
o. <i_status_nak>

This will be set to 1 when the packet of STATUS-Stage is received in the Control-RD transfers at EP0. When this bit was set which means the DATA-Stage has finished, set the "Setup-Fin" command by the Command register to make the stage of UDC2 proceed to the STATUS-Stage. When receiving the data having the size of an integral multiple of MaxPacketSize ( 64 bytes: High-Speed) in the DATA-Stage of Control-WR transfers, Zero-Length data may be received to indicate the end of the DATA-Stage. After that, as the end of the DATA-Stage can be recognized by this i_status_nak when receiving the In-token in the STATUS-Stage, make UDC2 proceed to the STATUS-Stage.
p. <i_status_nak>

This will be set to 1 when the Setup-Token was received in Control transfers at EP0.
2. UD2INTEP (INT_EP register)

Address $=\left(0 x F 440 \_0000\right)+(0 x 0224)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | Reserved | R/W | OyO | Flags to indicate the transmitting/receiving status of EPs (except for EPO) <br> Oy0: No data transmitted/received <br> 0y1: Some data transmitted/received |
| [14] | Reserved | R/W | Oy0 |  |
| [13] | Reserved | R/W | 0y0 |  |
| [12] | Reserved | R/W | Oy0 |  |
| [11] | Reserved | R/W | OyO |  |
| [10] | Reserved | R/W | OyO |  |
| [9] | Reserved | R/W | OyO |  |
| [8] | Reserved | R/W | OyO |  |
| [7] | Reserved | R/W | OyO |  |
| [6] | Reserved | R/W | OyO |  |
| [5] | Reserved | R/W | Oy0 |  |
| [4] | Reserved | R/W | OyO |  |
| [3] | i_ep3 | R/W | OyO |  |
| [2] | i_ep2 | R/W | OyO |  |
| [1] | i_ep1 | R/W | OyO |  |
| [0] | - | - | Undefined | Read as undefined. Write as zero. |

Note: Will be cleared by writing 1 to the relevant bits.
[Description]
a. <i_ep[3:1]>

Flags to indicate the transmitting/receiving status of EPs (except for EP0)
The relevant bit will be set to 1 when the transfer to EPs other than EP0 has successfully finished. (EPs to which you wish to output the int_ep flag can be selected using INT_EP_MASK register.)
0y0: No data transmitted/received
$0 y 1$ : Some data transmitted/received
3. UD2INTEPMSK (INT_EP_MASK register)

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | Reserved | R/W | Oyo | Mask control of flag output <br> OyO: Enable (output) <br> 0y1: Disable (no output) |
| [14] | Reserved | R/W | Oyo |  |
| [13] | Reserved | R/W | Oy0 |  |
| [12] | Reserved | R/W | Oy0 |  |
| [11] | Reserved | R/W | Oy0 |  |
| [10] | Reserved | R/W | Oy0 |  |
| [9] | Reserved | R/W | Oy0 |  |
| [8] | Reserved | R/W | Oy0 |  |
| [7] | Reserved | R/W | Oyo |  |
| [6] | Reserved | R/W | Oyo |  |
| [5] | Reserved | R/W | Oyo |  |
| [4] | Reserved | R/W | Oyo |  |
| [3] | m_ep3 | R/W | Oy0 |  |
| [2] | m_ep2 | R/W | Oy0 |  |
| [1] | m_ep1 | R/W | OyO |  |
| [0] | m_ep0 | R/W | Oy0 |  |

Note: Will be cleared by writing 1 to the relevant bits.
[Description]
a. <m_ep[3:0]>

Mask control of flag output
Sets whether or not to output flags of INT_EP and INT_RX_DATA0 registers to the int_ep pin and the int_rx_zero pin respectively. When an EP is masked, each bit of INT_EP register will be set when the transfer of the relevant EP has successfully finished, but the int_ep pin will not be asserted. Similarly, when an EP is masked, each bit of INT_RX_DATA0 register will be set when Zero-Length data is received at the relevant EP, but the int_rx_zero pin will not be asserted. However, bit 0 is only valid for INT_RX_DATA0 register.

0y0: Enable (output)
0y1: Disable (no output)


An example of using i_ep/INT_EP/INT_EP_MASK is provided below for Endpoints 1 to 3 .

1. When using Endpoint 1 and Endpoint 2 with DMA (Endpoint I/F) and using only Endpoint3 via PVCI-I/F

After initialization, set 1 to the bits 1 and 2 of INT_EP_MASK register to mask them. Interrupt responses to EP3 will be identical whether bit 3 of INT_EP register or bit 6 of INT register is used. It may be better to use INT register alone in terms of efficiency since checking only one register will do. Use INT register for interrupt responses.

| INT | bit 6: | Used as the interrupt source of EP3. This bit is also used when clearing. |
| :---: | :---: | :---: |
|  | bit | Used as the mask of the interrupt source of EP3. |
|  | 14: |  |
| INT_EP | bit 1: | Should be ignored. |
|  | bit 2: | Should be ignored. |
|  | bit 3: | Should be ignored. |
| INT_EP_MASK | bit 1: | Set 1 to mask the bit. |
|  | bit 2: | Set 1 to mask the bit. |
|  | bit 3: | Should be left as 0 without making any change. |

2. When you have more than one EPx to be controlled by PVCI-I/F in addition to EP0

The following descriptions are based on the assumption that EP2 and EP3 are controlled by PVCI-I/F, while EP1 uses DMA.
After initialization, set 1 to INT_EP_MASK register of the EP to be used with DMA to mask it. When making interrupt responses for more than one EPs, be sure to use INT_EP register. Ignore i_ep of INT register and always enable m_ep as 0 .

Do not clear the source using i_ep of INT register. After the interrupt has occurred, you need to check INT and INT_EP registers to determine the source. When clearing the source, use each source bit of INT_EP interrupt to clear it.

| INT | bit 6: | Should be ignored. Do not clear the source using this bit. <br> bit 14: <br> Should be left as 0 without making any change. |
| :--- | :--- | :--- |
| INT_EP | bit 1: <br> bit $2:$ | Should be ignored. <br> Used as the interrupt source of EP2. This bit is also used when <br> clearing. |
|  | bit 3: | Used as the interrupt source of EP3. This bit is also used when <br> clearing. |
| INT_EP_MASK | bit 1: | Set 1 to mask the bit. <br> bit 2: <br> Used as the mask of the interrupt source of EP2. |
|  | bit 3: | Used as the mask of the interrupt source of EP3. |

4. UD2INTRX0 (INT_RX_DATAO register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 022 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | Reserved | R/W | Oyo | Flags for indicating Zero-Length data received at EP Oy0: No Zero-Length data received $0 y 1$ : Zero-Length data received |
| [14] | Reserved | R/W | Oy0 |  |
| [13] | Reserved | R/W | Oy0 |  |
| [12] | Reserved | R/W | Oy0 |  |
| [11] | Reserved | R/W | Oyo |  |
| [10] | Reserved | R/W | Oy0 |  |
| [9] | Reserved | R/W | Oy0 |  |
| [8] | Reserved | R/W | Oy0 |  |
| [7] | Reserved | R/W | Oy0 |  |
| [6] | Reserved | R/W | Oy0 |  |
| [5] | Reserved | R/W | Oy0 |  |
| [4] | Reserved | R/W | Oy0 |  |
| [3] | rx_d0_ep3 | R/W | Oy0 |  |
| [2] | rx_d0_ep2 | R/W | Oy0 |  |
| [1] | rx_d0_ep1 | R/W | Oy0 |  |
| [0] | rx_d0_ep0 | R/W | Oy0 |  |

Note: Will be cleared by writing 1 to the relevant bits.
[Description]
a. <rx_d0_ep[3:0]>

Flags for indicating Zero-Length data received at EP
The relevant bit will be set to 1 when EPs have received Zero-Length data. (EPs to which you wish to output the int_rx_zero flag can be selected using INT_EP_MASK register.)
For bit 0 (Endpoint 0), it will be set to 1 only when Zero-Length data is received in the DATA-Stage while processing the request. Since it will not be set when Zero-Length data is received in the STATUS-Stage, use the int_status flag.

0y0: No Zero-Length data received
0y1: Zero-Length data received
5. UD2INTNAK (INT_NAK register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0330)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | Reserved | R/W | Oyo | Flags to indicate the status of transmitting NAK at EPs (except for EPO) <br> OyO: No NAK transmitted <br> 0y1: NAK transmitted |
| [14] | Reserved | R/W | Oy0 |  |
| [13] | Reserved | R/W | Oy0 |  |
| [12] | Reserved | R/W | Oy0 |  |
| [11] | Reserved | R/W | Oyo |  |
| [10] | Reserved | R/W | Oy0 |  |
| [9] | Reserved | R/W | Oy0 |  |
| [8] | Reserved | R/W | Oy0 |  |
| [7] | Reserved | R/W | Oy0 |  |
| [6] | Reserved | R/W | Oyo |  |
| [5] | Reserved | R/W | Oy0 |  |
| [4] | Reserved | R/W | Oy0 |  |
| [3] | i_ep3 | R/W | Oy0 |  |
| [2] | i_ep2 | R/W | Oy0 |  |
| [1] | i_ep1 | R/W | Oy0 |  |
| [0] | - | - | Undefined | Read as undefined. Write as zero. |

Note: Will be cleared by writing 1 to the relevant bits.
[Description]
a. <i_ep[3:1]>

Flags to indicate the status of transmitting NAK at EPs (except for EPO)
The relevant bit will be set to 1 when NAK is transmitted by EPs other than EP0. (EPs to which you wish to output the INT_NAK flag can be selected using INT_NAK_MASK register.)

0y0: No NAK transmitted
0 y 1 : NAK transmitted
6. UD2INTNAKMSK (INT_NAK_MASK register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0334)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | Reserved | R/W | Oy0 | Mask control of flag output <br> Oy0: Enable (output) <br> 0y1: Disable (no output) |
| [14] | Reserved | R/W | Oy0 |  |
| [13] | Reserved | R/W | Oy0 |  |
| [12] | Reserved | R/W | Oy0 |  |
| [11] | Reserved | R/W | Oyo |  |
| [10] | Reserved | R/W | Oy0 |  |
| [9] | Reserved | R/W | Oy0 |  |
| [8] | Reserved | R/W | Oy0 |  |
| [7] | Reserved | R/W | Oy0 |  |
| [6] | Reserved | R/W | Oy0 |  |
| [5] | Reserved | R/W | Oy0 |  |
| [4] | Reserved | R/W | Oy0 |  |
| [3] | m_ep3 | R/W | Oy0 |  |
| [2] | m_ep2 | R/W | Oy0 |  |
| [1] | m_ep1 | R/W | Oy0 |  |
| [0] | - | - | Undefined | Read as undefined. Write as zero. |

Note: Will be cleared by writing 1 to the relevant bits.
[Description]
a. <m_ep[3:1]>

Mask control of flag output
Sets whether or not to output flags of INT_NAK register to the int_nak pin respectively. When EPs are masked, each bit of INT_NAK register will be set when NAK is transmitted in the transfer of the relevant EP, but the int_nak pin will not be asserted.
0y0: Enable (output)
0y1: Disable (no output)

(4) EP0 Control/Status Registers

1. UD2EP0MSZ (EPO_MaxPacketSize register)

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0230)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | tx_Odata | RO | OyO | When the "EP_TX_ODATA" command is issued to EPO by Command register, this bit will be set to 1 which will be cleared to 0 after the Zero-Length data has been transmitted. |
| [14:13] | - | - | Undefined | Read undefined. Write as zero. |
| [12] | dset | R/W | OyO, (-) | Indicates the status of EPO_FIFO. It will be cleared to 0 when the Setup-Token is received. <br> OyO: No valid data exists <br> 0y1: Valid data exists |
| [11:7] | - | - | Undefined | Read as undefined. Write as zero. |
| [6:0] | max_pkt[6:0] | R/W | $\begin{aligned} & \text { Oy1000000, } \\ & (-)(-)(-)(-)(-)(-)(-) \end{aligned}$ | Sets MaxPacketSize of EPO. |

[Description]
a. <tx_0data>

When the "EP_TX_0DATA" command is issued to EP0 by Command register, this bit will be set to 1 which will be cleared to 0 after the Zero-Length data has been transmitted.
b. <dset>

Indicates the status of EP0_FIFO. It will be cleared to 0 when the Setup-Token is received.
0y0: No valid data exists
0y1: Valid data exists
c. <max_pkt[6:0]>

Sets MaxPacketSize of EP0.
2. UD2EP0STS (EPO_ Status register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0234)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. |
| [15] | ep0_mask | RO | OyO | Oy0: Data can be written to EP0_FIFO. <br> 0y1: No data can be written to EPO_FIFO. |
| [14] | - | - | Undefined | Read as undefined. Write as zero. |
| [13:12] | toggle[1:0] | RO | Oy00 | Indicates the present toggle value of EPO  <br> Oy00: DATA0 Oy01: DATA1 <br> Oy10: Reserved 0y11: Reserved |
| [11:9] | status[2:0] | RO | $0 y 000$ | Indicates the present status of EPO. It will be cleared to "Ready" when the Setup-Token is received. <br> Oy000: Ready <br> 0y001: Busy <br> 0y010: Error <br> 0y011: Stall <br> $0 y 100-0 y 111$ : Reserved |
| [8:0] | - | - | Undefined | Read as undefined. |

[Description]
a. <ep0_mask>

Will be set to 1 after the Setup-Token is received. Will be cleared to 0 when the "Setup_Received" command is issued. No data will be written into the EP0_FIFO while this bit is 1 .

0y0: Data can be written into EP0_FIFO
0y1: No data can be written into EP0_FIFO
b. <toggle[1:0]>

Indicates the present toggle value of EP0
0y00: DATA0
0y01: DATA1
0y10: Reserved
0y11: Reserved
c. <status[2:0]>

Indicates the present status of EPO. It will be cleared to "Ready" when the Setup-Token is received.
$0 y 000:$ Ready (Indicates the status is normal)
0y001: Busy (To be set when returned "NAK" in the STATUS-Stage)
0y010: Error (To be set in case of CRC error in the received data, as well as when timeout has occurred after transmission of the data)
0y011: Stall (Returns "STALL" when data longer than the Length was requested in Control-RD transfers and the status will be set. It will be also set when "EP0-STALL" was issued by Command register.)
0y100-0y111: Reserved
3. UD2EP0DSZ (EP0_Datasize register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:7] | - | - | Undefined | Read as undefined. |
| [6:0] | size[6:0] | RO | Oy0000000, $(-)(-)(-)(-)(-)(-)(-)$ | Indicates the number of valid data bytes stored in EPO_FIFO. <br> It will be cleared to when the Setup-Token is received. |

[Description]
a. <size[6:0]>

Indicates the number of valid data bytes stored in EP0_FIFO.
It will be cleared to when the Setup-Token is received.
4. UD2EP0FIFO (EPO_FIFO register)

Address $=\left(0 x F 440 \_0000\right)+(0 \times 023 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[15: 0]$ | data[15:0] | R/W | Undefined | Used for accessing data from PVCI-/F to EP0. |

[Description]
a. <data[15:0]>

Used for accessing data from PVCI-I/F to EP0.
For the method of accessing this register, see section 3.16.3.5 "(1) Control-RD transfer", and section 3.16.3.5 "(3) Control-WR transfer (with DATA-Stage)."
The data stored in this register will be cleared when the request is received (when the INT_SETUP interrupt is asserted).
(5) EP1 Control/Status Registers

1. UD2EP1MSZ (EP1_MaxPacketSize register)

Address $=\left(0 x F 440 \_0000\right)+(0 \times 0240)$

| Bit | $\begin{array}{c}\text { Bit } \\ \text { Symbol }\end{array}$ | Type | $\begin{array}{c}\text { Reset } \\ \text { Value }\end{array}$ | Description |
| :--- | :--- | :--- | :--- | :--- |$]$| [31:16] |
| :--- |
| $[15]$ |
| tx_Odata |
| $[14: 13]$ |

Note 1: The initial value of dset (bit 12) after reset_x is 1 when the EPx is a transmit endpoint, while it is 0 when the $E P x$ is a receive endpoint.

Note 2: The initial value of dset (bit 12) after USB_RESET is 1 when the EPx is a transmit endpoint, while it is "Retain" when the EPx is a receive endpoint.
Note 3: Since the register structure is identical for all EPs through EP1 and EP3, only EP1 is described here.
Addresses of registers for EP2 and EP3 can be confirmed in the register map.

## [Description]

a. <tx_0data>

When the "EP1_TX_0DATA" command is issued to EP1 by Command register or Zero-Length data has been set at Endpoint-I/F, this bit will be set to 1 . It will be cleared to 0 after the Zero-Length data has been transmitted.
b. <dset>

Indicates the status of EP1_FIFO.
0y0: No valid data exists
0y1: Valid data exists
c. <max_pkt[10:0]>

Sets MaxPacketSize of EP1.
Set this when configuring the endpoint when Set_Configuration and Set_Interface are received.
Set an even number for a transmit endpoint. On USB, when MaxPacketSize of a transmit endpoint is an odd number, set an even number to max_pkt and make the odd number of accesses to the endpoint. (For instance, set 1024 to max_pkt when the MaxPacketSize should be 1023 bytes.)
Note: For details, refer to section 3.16.4.2 "Appendix B About Setting an Odd Number of Bytes as MaxPacketSize".
2. UD2EP1STS (EP1_Status register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0244)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:16] | - | - | Undefined | Read as undefined. Write as zero. |
| [15] | pkt_mode | R/W | OyO | Select the packet mode of EP1. <br> Oy0: Single mode <br> 0y1: Dual mode |
| [14] | bus_sel | R/W | Oy0 | Select the bus to access to the FIFO of EP1. <br> 0y0: Common bus access <br> 0y1: Direct access |
| [13:12] | toggle[1:0] | RO | Oy00 | Indicates the present toggle value of EPx. <br> 0y00: DATA0 Oy01: DATA1 <br> 0y10: DATA2 0y11: MDATA |
| [11:9] | status[2:0] | RO | 0 y 111 | Indicates the present status of EP1. By issuing EP_Reset from Command register, the status will be "Ready." <br> 0y000: Ready <br> 0y001: Reserved <br> 0y010: Error <br> 0y011: Stall <br> 0y100-0y110: Reserved <br> 0y111: Invalid |
| [8] | disable | RO | Oy0 | Indicates whether transfers are allowed for EP1. <br> Oy0: Allowed <br> 0y1: Not Allowed |
| [7] | dir | R/W | Oy0 | Sets the direction of transfers for this endpoint. <br> Oy0: OUT (Host-to-device) <br> 0y1: IN (Device-to-host) |
| [6:4] | - | - | Undefined | Read as undefined. Write as zero. |
| [3:2] | t_type[1:0] | R/W | Oy00 | Sets the transfer mode for this endpoint. |
| [1:0] | num_mf[1:0] | R/W | Oy00 | When the Isochronous transfer is selected, set how many times the transfer should be made in $\mu$ frames. <br> 0y00: 1-transaction 0y01: 2-transaction <br> 0y10: 3-transaction 0y11: Reserved |

Note 1: Setting for this register should be made when configuring the endpoint when Set_Configuration and Set_Interface are received.
Note 2: Since the register structure is identical for EP1, EP2 and EP3, only EP1 is described here.
Addresses of registers for EP2 and EP3 can be confirmed in the register map.
Each EP depend on the produnct specification.
For EP1 which is fixed for IN transfers, dir can be set to "1" only. For EP2 which is fixed for OUT transfers, dir can be set to "0" only. For EP3 which is fixed for IN transfers, dir can be set to "1" only.
[Description]
a. <pkt_mode>

Selects the packet mode of EP1. Selecting the Dual mode makes it possible to retain two pieces of packet data for the EPx.
0y0: Single mode
0y1: Dual mode
b. <bus_sel>

Select the bus to access to the FIFO of EP1.
0y0: Common bus access
0y1: Direct access
c. <toggle[1:0]>

Indicates the present toggle value of EPx.
0y00: DATA0
0y01: DATA1
0y10: DATA2
0y11: MDATA
d. <status[2:0]>

Indicates the present status of EP1. By issuing EP_Reset from Command register, the status will be "Ready."

0y000: Ready (Indicates the status is normal)
0y001: Reserved
0y010: Error (To be set in case a receive error occurred in the data packet, or when timeout has occurred after transmission. However, it will not be set when "Stall" or "Invalid" has been set.)
0y011: Stall (To be set when "EP-Stall" was issued by Command register.)
0y100-0y110: Reserved
0y111: Invalid (Indicates this endpoint is invalid)
e. <disable>

Indicates whether transfers are allowed for EP1. If "Not Allowed," "NAK" will be always returned for the Token sent to this endpoint.
0y0: Allowed
0y1: Not Allowed
f. <dir>

Sets the direction of transfers for this endpoint.
0y0: OUT (Host-to-device)
0y1: IN (Device-to-host)
Note 1: EP1 is fixed for IN transfers. Be sure to set to " 1 ".
Note 2: EP2 is fixed for OUT transfers. Be sure to set to " 0 ".
Note 3: EP3 is fixed for IN transfers. Be sure to set to " 1 ".
g. <t_type[1:0]>

Sets the transfer mode for this endpoint.
0y00: Control
0y01: Isochronous
0y10: Bulk
$0 y 11$ : Interrupt
h. <num_mf[1:0]>

When the Isochronous transfer is selected, set how many times the transfer should be made in $\mu$ frames.

0y00: 1-transaction
0y01: 2-transaction
0y10: 3-transaction
0y11: Reserved
3. UD2EP1DSZ (EP1_Datasize register)

Address $=\left(0 \times F 440 \_0000\right)+(0 \times 0248)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:11] | - | - | Undefined | Read as undefined. |
| [10:0] | size[10:0] | RO | $\begin{aligned} & \text { 0y00000000000, } \\ & (-)(-)(-)(-)(-)(-) \\ & (-)(-)(-)(-)(-) \\ & \hline \end{aligned}$ | Indicates the number of valid data bytes stored in EP1_FIFO. In the Dual Packet mode, the number of data bytes to be accessed first will be shown. |

Note: Since the register structure is identical for EP1, EP2 and EP3 only EP1 is described here.
Addresses of registers for EP2 and EP3 can be confirmed in the register map.
[Description]
a. <size[10:0]>

Indicates the number of valid data bytes stored in EP1_FIFO. In the Dual Packet mode, the number of data bytes to be accessed first will be shown.
4. UD2EP1FIFO (EP1_FIFO register)

$$
\text { Address }=\left(0 x F 440 \_0000\right)+(0 x 024 C)
$$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[15: 0]$ | data[15:0] | - | Undefined | Used for accessing data from PVCI-//F to EPx. |

Note: Since the register structure is identical for EP1, EP2 and EP3, only EP1 is described here.
Addresses of registers for EP2 and EP3 can be confirmed in the register map.
[Description]
a. <data[15:0]>

Used for accessing data from PVCI-I/F to EPx.

### 3.16.3.4 USB Device Response

UDC2 initializes the inside of UDC2 and sets various registers when hardware reset is detected, USB_RESET is detected, and an enumeration response is made. This section discusses the operations of UDC2 in each status as well as how to control them externally.
(1) When hardware reset is detected

Be sure to reset hardware for UDC2 after the power-on operation. After the hardware reset, UDC2 initializes internal registers and all endpoints are in the invalid status, which means the device itself is "Disconnected."

In order to make the status of UDC2 to "Default," issue the "USB_Ready"" command. Issuing this command will put UDC2 in the "Full-Speed" mode, enable the Pull-Up resistance of DP and notify the host of "Connect."

In this status, only the USB_RESET signal is accepted from the host.
(2) When USB_RESET is detected

UDC2 initializes internal registers when Bus Reset (USB_RESET) is detected on the USB signal, putting the device in the "Default" status. In this status only Endpoint 0 gets "Ready" enabling enumeration with the host.

The mode of UDC2 will be "HS-Chirp" and Chirp operation with the host will start. When Chirp from the host is normally received, the mode of UDC2 turns to High-Speed (HS) and subsequent transfers between the hosts will be made in the HS mode. If Chirp from the host is not received, subsequent transfers between the hosts will be made in the Full-Speed (FS) mode.

The current transfer mode can be judged by reading the bits[13:12] of Address-state register.
(3) When "Set_address" request is received

By setting $0 y 010$ to the bits[10:8] and the received address value to the bits[6:0] of Address-state register after receiving the "Set_address" request, UDC2 will be in the "Addressed" status. Setting for this register should be made after the Control transfer has successfully finished (after the STATUS-Stage has ended).

Transfers to endpoints other than Endpoint 0 cannot be made in this status.
(4) When "Set_configuration" and "Set_interface" requests are received

By setting 0 y 100 to the bits[10:8] of Address-state register after receiving the "Set_configuration" and "Set_interface" requests, UDC2 will be in the "Configured" status.

In the "Configured" status, you can make transfers to the endpoint to which status settings have been made.

In order to make the endpoint "Ready," the following settings should be made:

- Set the maximum packet size to EPx_MaxPacketSize register
- Set the transfer mode to EPx_Status register
- Issue the EP_Reset command to Command register

Endpoints will be available for transmitting and receiving data after these settings have been made.

Figure 3.16 .18 shows the "Device State Diagram".


Figure 3.16.18 Device state diagram

### 3.16.3.5 Flow of Control in Transfers of Endpoints

- Endpoint 0

Endpoint 0 supports Control transfers and used to make enumeration and other device control operations. Please note that Endpoint 0 can be used in the single packet mode only.

Control transfers consist of the following three stages:

$$
\text { SETUP-Stage } \quad \text { DATA-Stage } \quad \text { STATUS-Stage }
$$

The types of transfer are categorized into the following major types:

- Control-RD transfer
- Control-WR transfer (without DATA-Stage)
- Control-WR transfer (with DATA-Stage)

UDC2 makes control of those three stages by hardware. Flows in each type of transfer are described below.
(1) Control-RD transfer

The flow of control in Control-RD transfers is shown below.


Figure 3.16.19 Flow of control in Control-RD transfer

The following description is based on the assumption that the bit 12 (dset) of EP0_MaxPacketSize register is set to "EP0_DATASET flag".

## 1. SETUP-Stage

UDC2 asserts the INT_SETUP flag when it has received the Setup-Token. This flag can be cleared by writing 1 into the bit 0 (i_setup) of INT register. In case flags are combined externally, read the INT register to confirm which flag is asserted and write " 1 " into the relevant bit.

Then read Setup-Data storage registers (bRequest-bmRequestType, wValue, wIndex, and wLength registers) to determine the request.

Finally, issue the "Setup_Received" command to inform UDC2 that the SETUP-Stage has finished. Since UDC2 does not allow writing data into the Endpoint0-FIFO before this command is issued, it will keep returning "NAK" to the IN-Token from the host until the command is issued.

## 2. DATA-Stage

Write the data to be transmitted to the IN-Token into the Endpoint0-FIFO. If the byte size of the data to send is larger than the MaxPacketSize, divide them into groups of MaxPacketSize before writing. When the number of data reached the MaxPacketSize, the EP0_DATASET flag is asserted.

When the data have been transmitted to the IN-Token from the host with no problem, UDC2 deasserts the EPO_DATASET flag and asserts INT_EP0. Any data remaining to be transmitted should be written into the Endpoint0-FIFO.
If the size of the data to be written is smaller than the MaxPacketSize, issue the "EP_EOP" command to EP0 to inform UDC2 that it is a short packet. With this command, UDC2 recognizes the end of the packet and transmits the short packet data.
Finally, issue the "Setup_Fin" command to inform UDC2 that the DATA-Stage has finished.

## 3. STATUS-Stage

When the "Setup_Fin" command is issued, UDC2 will automatically make Handshake for the STATUS-Stage. When the STATUS-Stage finished with no problem, the INT_STATUS flag is asserted. When received a packet of STATUS-Stage from the host before the "Setup_Fin" command is issued, UDC2 will return "NAK" and asserts the INT_STATUS_NAK flag. Therefore, if this flag is asserted, be sure to issue the "Setup_Fin" command.
(2) Control-WR transfer (without DATA-Stage)

The flow of control in Control-WR transfer (without DATA-Stage) is shown below.


Figure 3.16.20 Flow of control in Control-WR transfers (without DATA-Stage)

1. SETUP-Stage

To be processed in the same way as in the SETUP-Stage described in (1).
2. STATUS-Stage

After issuing the "Setup_Received" command, make register accesses to UDC2 based on each request. Issue the "Setup_Fin" command when all the register accesses to UDC2 have finished. Subsequent processes are basically the same as the STATUS-Stage described in (1). UDC2 will keep on returning "NAK" until the "Setup_Fin" command is issued.

Note: While register accesses required for each request are made to UDC2 between 'Issuing the "Setup_Received" command' and 'Issuing the "Setup_Fin" command', register accesses are needed after the end of STATUS-Stage in some cases such as Set Address request and Set Feature (TEST_MODE). Processes required for the standard requests are described in (5).
(3) Control-WR transfer (with DATA-Stage)

The flow of control in Control-WR transfer (with DATA-Stage) is shown below.


Figure 3.16.21 Flow of control in Control-WR transfers (with DATA-Stage)

1. SETUP-Stage

To be processed in the same way as in the SETUP-Stage described in (1).

## 2. DATA-Stage

When the data is received from the host with no problem, UDC2 asserts the EP0_DATASET flag and asserts the INT_EP0 flag. When this flag is asserted, read the data from EP0_FIFO after confirming the received data size in the EP0_Datasize register, or read the data from EP0_FIFO polling the EP0_DATASET flag.
When the byte size of received data has been read, UDC2 deasserts the EP0_DATASET flag.

## 3. STATUS-Stage

To be processed in the same way as in the STATUS-Stage described in (1).

Note: Figure 3.16.21 shows the flow in High-Speed transfers. In Full-Speed transfers, the "PING" packet shown in the figure is not issued. Also, the "NYET" packet is replaced by the "ACK" packet.
(4) Example of using the INT_STATUS_NAK flag

When processing requests without DATA-Stage, the INT_STATUS_NAK flag may get asserted by receiving STATUS-Stage from the host before clearing the INT_SETUP flag after it has been asserted, especially in High-Speed transfers. In case such multiple interrupts should be avoided as much as possible, you can use a method to mask the INT_STATUS_NAK flag for request having no DATA-Stage. In such case, basically set 1 to "m_status_nak" of INT register, while 0 should be set only when requests having DATA-Stage are received. (An example for Control-RD transfers is provided below.)


Figure 3.16.22 Example of using the INT_STATUS_NAK flag in Control-RD transfers

## 1. SETUP-Stage

After the INT_SETUP flag was asserted, clear the bit 0 (i_setup) of INT register. If the bit 1 (i_status_nak) is set to 1 , it should be also cleared.
Then, if the request was judged to have DATA-Stage by reading Setup-Data storage registers, set the bit 9 (m_status_nak) of INT register to 0 . Then issue the "Setup_Received" command.
2. DATA-Stage $\rightarrow$ STATUS-Stage

When the INT_STATUS_NAK flag was asserted, the device should also proceed to the STATUS-Stage. Clear the bit 1 (i_status_nak) of INT register and then issue the "Setup_Fin" command. Also, set 1 to the bit 9 (m_status_nak) of INT register in order to get ready for subsequent transfers.
(5) Processing when standard requests are received

Examples of making register accesses to UDC when standard requests are received are provided below. Descriptions of each request are basically provided for each state of the device (Default, Address, and Configured).

For the information on register accesses common to each request, see (1), (2) and (3).
You should note, however, descriptions provided below do not include the entire details of standard requests in USB 2.0. Since methods to access registers may vary depending on each user's usage, be sure to refer to the USB 2.0 specifications. You should also refer to the USB 2.0 specifications for "Recipient," "Descriptor Types," "Standard Feature Selectors," "Test Mode Selectors" and other terms appear in the descriptions below.

- Standard requests for " (1) Control-RD transfers"
- Get Status • Get Descriptor • Get Configuration
- Get Interface • Synch Frame
- Standard requests for " (2) Control-WR transfer (without DATA-Stage) "
- Clear Feature • Set Feature • Set Address
- Set Configuration - Set Interface
- Standard requests for " (3) Control-WR transfer (with DATA-Stage)"
- Set Descriptor

Note 1: Descriptions with double underlines refer to register accessed to UDC2.
Note 2: Writing accesses to Command register are described in the following manner for simplicity:
(Example 1) When writing $0 \times 0$ to bits $7-4$ (ep) and $0 \times 4$ to bits 3-0 (com) of Command register
$\rightarrow$ Issue the EP-Stall command to EPO
(Example 2) When writing the relevant endpoint to bits 7-4 (ep) and 0x5 to bits 3-0 (com) of Command register
$\rightarrow$ Issue the EP-Invalid command to the relevant endpoint
(a) Get Status request

To this request, the status of the specified recipient is returned.

| BmRequestType | BRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oy10000000 <br> Oy10000001 <br> Oy10000010 | GET_STATUS | Zero | Zero <br> Interface <br> Endpoint | Two | Device, <br> Interface, or <br> Endpoint <br> Status |

- Common to all states:

If the Endpoint/Interface specified by wIndex does not exist, issue the EP-Stall command to EP0.

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:
- Recipient = Device
: Write the information on the device (Figure 3.16.23) to EP0 FIFO register.
- Recipient = Interface
: Issue the EP-Stall command to EPO.
- Recipient = Endpoint

If wIndex $=0$ (EP0), write the information on Endpoint 0 (Figure 3.16.25) to EP0_FIFO register. If wIndex $\neq 0$ (EPx), issue the EP-Stall command to EP0.

- Configured state:

| - Recipient $=$ Device | Write the information on the device (Figure 3.16.23) to EP0_FIFO register. |
| :---: | :---: |
| - Recipient $=$ Interface | If the interface specified by wIndex exists, write the information on the interface (Figure 3.16.24) to EP0_FIFO register. |
| - Recipient $=$ Endpoint | If the endpoint specified by wIndex exists, write the information on the relevant endpoint (Figure $\overline{3.16 .25) ~ t o ~ E P 0 ~ F I F O ~ r e g i s t e r . ~}$ |


| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Remote <br> Wakeup | Self <br> Powered |
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.16.23 Information on the device to be returned by Get Status request

- SelfPowered (D0) : 0 indicates the bus power while 1 indicates the self power.
- RemoteWakeup (D1)
: 0 indicates the remote wakeup function is disabled while 1 indicates it is enabled.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.16.24 Information on the interface to be returned by Get Status request

- Please note that all bits are 0 .

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Halt |
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.16.25 Information on the endpoint to be returned by Get Status request

- Halt (D0): If this bit is 1 , it indicates that the relevant endpoint is in the "Halt" state.
(b) Clear Feature request

To this request, particular functions are cleared or disabled.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oy000000000 <br> Oy00000001 <br> $0 y 00000010$ | CLEAR_FEATURE | Feature Selector | Zero <br> Interface <br> Endpoint | Zero | None |

- Common to all states:

If Feature Selector (wValue) which cannot be cleared (disabled) or does not exist is specified, issue the EP-Stall command to EPO.

If the Endpoint/Interface specified by wIndex does not exist, issue the EP-Stall command to EPO.

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:

| - Recipient = Device | : If wValue $=1$, disable the DEVICE_REMOTE_WAKEUP function at the user's en $\overline{\mathrm{d}}$. No register access to UDC2 is required. |
| :---: | :---: |
| - Recipient = Interface | Issue the EP-Stall command to EP0. |
| - Recipient = Endpoint | : If wIndex $\neq 0$ (EPx), issue the EP-Stall command to EPO. |
|  | If wValue $=0$ and wIndex $=0$ (EP0), clear the Halt state of Endpoint 0 but no register access to UDC2 is required. |

- Configured state:
- Recipient $=$ Device : If wValue $=1$, disable the

DEVICE_REMOTE_WAKEUP function at the user's end. No register access to UDC2 is required.

- Recipient = Interface : Issue the EP-Stall command to EP0. (Note)
- Recipient $=$ Endpoint $:$ If wValue $=0$ and wIndex $\neq 0(\mathrm{EPx})$, issue the EP-Reset command to relevant endpoint. If wValue $=0$ and wIndex $=0$ (EP0), clear the Halt state of Endpoint 0 but no register access to UDC2 is required.

Note: Endpoint 0 is to be stalled based on the interpretation of the USB 2.0 specifications that "No Feature Selector exists for Interface" here. For more information, see the USB Specification.
(c) Set Feature request

To this request, particular functions are set or enabled.

| bmRequestType | bRequest | wValue | wIndex |  | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oy00000000 <br> Oy00000001 <br> Oy00000010 | SET_FEATURE | Feature Selector | Zero <br> Interface <br> Endpoint | Test Selector | Zero | None |

- Common to all states:

When Recipient $=$ Device and wValue $=2$ are specified in a device supporting High-Speed, write the value of Test Selector (upper byte of wIndex) to the bits7-0(t_sel) of USB-testmode register within 3 ms after the STATUS-Stage has ended.

If, however, an invalid value (other than test_j, test_k, se0_nak, and test_packet) is specified for the Test Selector value, issue the EP-Stall command to EP0.
Note: When using a vendor-specific Test Selector other than standard ones, the appropriate operation should be made.

- If Feature Selector (wValue) which cannot be set (enabled) or does not exist is specified, issue the EP-Stall command to EPO.
- If the Endpoint/Interface specified by the lower byte of wIndex does not exist, issue the EP-Stall command to EP0.
- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications except for the above-mentioned TEST_MODE.

- Address state:

$$
\begin{array}{ll}
\text { - Recipient }=\text { Device } \quad: & \begin{array}{l}
\text { If wValue =1, enable the } \\
\text { DEVICE_REMOTE_WAKEUP function at the user's } \\
\text { end. No register access to UDC2 is required. }
\end{array} \\
- \text { Recipient }=\text { Interface } \quad: & \text { Issue the EP-Stall command to EP0. } \\
- \text { Recipient }=\text { Endpoint }: & \begin{array}{l}
\text { If the lower byte of wIndex } \neq 0(E P x), \text {, issue the }
\end{array} \\
& \begin{array}{l}
\text { EP-Stall command to EPO. }
\end{array} \\
\begin{array}{l}
\text { If wValue }=0 \text { and the lower byte of wIndex }=0(E P 0), \\
\text { make Endpoint 0 halt. (Note 2) }
\end{array}
\end{array}
$$

- Configured state:

Note 1: Endpoint 0 is to be stalled based on the interpretation of the USB specifications that "No Feature Selector exists for Interface" here. For more information, see the USB specifications.

Note 2: USB 2.0 specifications include such description that "Performing the Halt function for Endpoint 0 is neither necessary nor recommended." Accordingly, it can be interpreted that it is not necessary to set UDC2 to the Stall state in this case.

In order to actually make Endpoint 0 be in the Halt state, users have to manage the "Halt state."

Then, when a request is received in the "Halt state", such processes as to issue the EP-Stall command to EP0 in DATA-Stage/STATUS-Stage will be required. (Even if Endpoint0 is set to the Stall state, UDC2 will cancel the Stall state when the Setup-Token is received and will return "ACK.")

As such, the process when SetFeature/ClearFeature is received for Endpoint 0 varies depending on user's usage.
(d) Set Address request

To this request, device addresses are set.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 y 00000000$ | SET_ADDRESS | Device Address | Zero | Zero | None |

For this request, make register accesses shown below within 2 ms after the STATUS-Stage has ended.
(The device address should not be changed before the Setup_Fin command is issued.)

- Default state:

When wValue $=0$
Keeps the default state. No register access to UDC2 is required.
When wValue $\neq 0$
Set wValue to bits 6-0 (dev adr) and 0y010 to bits 10-8 (Device_State) of Address-State register. UDC2 will be put in the address state.

- Address state:
$\underline{\text { When wValue }=0}$
Set $0 x 00$ to bits 6-0 (dev adr) and $0 y 001$ to bits $10-8$ (Device State) of Address-State register. UDC2 will be put in the Default state.
When wValue $\neq 0$
Set wValue to bits 6-0 (dev_adr) of Address-State register.
UDC2 will be set to the new device address.
- Configured state: Nothing is specified for the operation of devices by the USB 2.0 specification.
(e) Get Descriptor request

To this request, the specified descriptor is returned.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oy10000000 | GET_DESCRIPTOR | Descriptor Type and <br> Descriptor Index | Zero or <br> Language ID | Descriptor <br> Length | Descriptor |

- Common to all states:
- Write the descriptor information specified by wValue to EP0_FIFO register for the byte size specified by wLength. If the byte size to write is larger than the MaxPacketSize of Endpoint 0, you need to divide the data to write it several times (see (1) Control-RD transfer for more information). (If the length of the descriptor is longer than wLength, write the information for wLength bytes from the beginning of the descriptor. If the length of the descriptor is shorter than wLength, write the full information for the descriptor.)
- If the descriptor specified by wValue is not supported by the user, issue the EP-Stall command to EPO.
(f) Set Descriptor request

To this request, the descriptor is updated or added.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 y 00000000$ | SET_DESCRIPTOR | Descriptor Type <br> and <br> Descriptor Index | Language ID <br> or zero | Descriptor <br> Length | Descriptor |

- Common to all states:

When this request is not supported, issue the EP-Stall command to EPO.

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state \& Configured state:

Read the information on the descriptor received by UDC2 from EP0 FIFO register.
(g) Get Configuration request

To this request, the Configuration value of the current device is returned.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 y 10000000$ | GET_CONFIGURATION | Zero | Zero | One | Configuration <br> Value |

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:

Write $0 x 00$ to EP0_FIFO register [7:0]. As this is not configured, 0 should be returned.

- Configured state:

Write the current Configuration value to EP0 FIFO register [7:0].
Since this has been configured, values other than 0 should be returned.
(h) Set Configuration request

To this request, device configuration is set.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 y 00000000$ | SET_CONFIGURATION | Configuration Value | Zero | Zero | None |

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:

When wValue $=0$

- Keeps the address state. No register access to UDC2 is required.

When wValue $\neq 0$ and the wValue is a Configuration value matching the descriptor

- Set 0y100 to bits 10-8 (Device_State) of Address-State register.
<For endpoints to use>
- Set MaxPacketSize to bit10-0(max_pkt) of EPx_MaxPacketSize register.
- Set respective values to bit 15 (pkt_mode), bit 14 (bus_sel), bit 7 (dir), bits 3-2 (t type), and bits 1-0 (num mf) of EPx Status register.
- Issue the EP-Reset command to the relevant endpoints.

When wValue $\neq 0$ and the wValue is a Configuration value not matching the descriptor

- Issue the EP-Stall command to EP0.
- Configured state:

When wValue $=0$

- Set 0y010 to bits 10-8 (Device_State) of Address-State register.
- Issue the All-EP-Invalid command.

When wValue $\neq 0$ and it is a Configuration value matching the descriptor
$<$ For endpoints to use>

- Set MaxPacketSize to bits 10-0 (max_pkt) of EPx_MaxPacketSize register.
- Set respective values to bit 15 (pkt_mode), bit 14 (bus_sel), bit 7 (dir), bits 3-2 (t type), and bits 1-0 (num mf) of EPx Status register.
- Issue the EP-Reset command to the relevant endpoints.
<For endpoints to become unused>
- Issue the EP-Invalid command to the relevant endpoints.

When wValue $\neq 0$ and the wValue is a Configuration value not matching the descriptor

- Issue the EP-Stall command to EP0.
(i) Get Interface request

To this request, the AlternateSetting value set by the specified interface is returned.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 y 10000001$ | GET_INTERFACE | Zero | Interface | One | Alternate <br> Setting |

- Common to all states:

If the interface specified by wIndex does not exist, issue the EP-Stall command to EP0.

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:

Issue the EP-Stall command to EPO.

- Configured state:

Write the current Alternate Setting value of the interface specified by wIndex to EP0 FIFO register [7:0].
(j) Set Interface request

To this request, the Alternate Setting value of the specified interface is set.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0y00000001 | SET_INTERFACE | Alternate Setting | Interface | Zero | None |

- Common to all states:

If the interface specified by wIndex does not exist or the Alternate Setting specified by wValue does not exist, issue the EP-Stall command to EP0.

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:

Issue the EP-Stall command to EP0.

- Configured state:
<For the endpoints to use in Alternate Setting of the specified interface>
- Set MaxPacketSize to bits 10-0 (max_pkt) of EPx_MaxPacketSize register.
- Set respective values to bit 15 (pkt_mode), bit 14 (bus_sel), bit 7 (dir), bits 3-2 (t type), and bits 1-0 (num mf) of EPx Status register.
- Issue the EP-Reset command to the relevant endpoints.
<For endpoints to become unused>
- Issue the EP-Invalid command to the relevant endpoints.
(k) Synch Frame request

To this request, the Synch Frame of the endpoint is returned.

| bmRequestType | bRequest | wValue | wIndex | wLength | Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0y10000010 | SYNCH_FRAME | Zero | Endpoint | Two | Frame <br> Number |

- Common to all states:

If this request is not supported by the endpoint specified by wIndex, issue the EP-Stall command to EP0.

- Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

- Address state:

Issue the EP-Stall command to EP0.

- Configured state:

Write the Frame Number of the endpoint specified by wIndex to EP0 FIFO register.

- Endpoints other than Endpoint 0

Endpoints other than Endpoint 0 support Bulk (send/receive), Interrupt (send/receive), and Isochronous (send/receive) transfers and are used to transmit and receive data. They also support the Dual Packet mode which enables high-speed data communication.

### 3.16.3.6 Suspend/Resume States

UDC2 enters into a suspended state based on the signal condition from the host. It also returns from the suspended state by resuming operation by the host or UDC2.

Shifting between the states is described below.
(1) Shift to the suspended state

Though the host issues SOF with given intervals (HS: $125 \mu \mathrm{~s}$, FS: 1 ms ) in the normal state, it will stop issuing this SOF to the device when it tries to make the device suspended and the data on the USB signal line will be unchanged keeping the idle state. UDC2 is always monitoring the "line_state" from PHY and makes judgment of whether it is in the suspended state or USB_RESET when the idle state is detected for 3 ms or longer. If judged to be in the suspended state, it will assert "suspend_x" to "L" and enter in the suspended state.

Please note accesses to registers will be unavailable while UDC2 is suspended, since supply of CLK from PHY will stop.

## (2) Resuming from suspended state

Resuming from the suspended state can be made in two ways; by outputting a resuming state from the host and by way of remote wakeup from UDC2 (outputting a resuming state).

Resuming process in each case is described below.
(3) Resuming by an output from the host

When a resuming state is output by the host, UDC2 deasserts "suspend_x" to "H" to declare resuming from the suspended state.
(4) Resuming by way of remote wakeup from UDC2

The remote wakeup function may not be supported by some applications, and it needs to be permitted by the USB host at the time of bus enumeration. You should not assert "wakeup" unless permitted by the system.

If permitted by the system, asserting the "wakeup" pin will make UDC2 output a resuming state to the host to start resuming. Please note that the clock supply from PHY is stopped when UDC2 is suspended, so you should keep asserting wakeup until it resumes. The remote wakeup should be operated after 2 ms or more has passed after suspend_x was asserted to "L".

### 3.16.4 USB-Spec2.0 Device Controller Appendix

### 3.16.4.1 Appendix A System Power Management

In USB, operations related to the enumeration and power control signals (DP/DM signals) for reset and suspend from the host are also prescribed, in addition to normal transfer operations. This Appendix provides information about the specifications of USB 2.0 PHY to be connected and clock control on the system level required for processes related to the DP/DM signals. For details of each process, please be sure to check the USB Specification Revision 2.0, PHY Specification, and the UTMI Specification Version 1.05.
*1) Reset: The operation of the DP/DM signals for initializing the USB device (hereafter called "the device") from the USB host (hereafter called "the host"). After reset, enumeration is performed and then normal transfer operations such as Bulk transfers begin. Upon being connected, the device is always reset. The device also needs to support reset operation at any other arbitrary timing. During the reset period, Chirp operation is performed to determine whether the device operates in High-Speed (HS) or Full-Speed (FS) mode.
*2) Suspend: If no bus activity on the DP/DM lines including SOF is initiated by the host for 3 ms or longer, the device needs to be put in the suspend mode to reduce power consumption. In this case, the device is required to perform certain operations such as stopping the clock.
*3) Resume: The operation of the DP/DM signals for resuming normal operation from the suspend mode. Resume operation can be initiated either by the host or the device. Resume operation from the device is called "remote wakeup".

1. Connect/Disconnect Operations
(1) Connect Operation


Figure 3.16.26 Connect operation timing

- T0: Vbus detection

When Vbus is detected, a system reset (reset_x input) should be applied to UDC2. $x c v r_{-}$select is " $H$ " and term_select is "L".

- T1: Device connect (no later than 100 ms after T0) *4) Based on the USB 2.0 Specification.

The device must enable DP pull-up no later than 100 ms after Vbus detection (T0) to notify the host of the connected state. Therefore, when Vbus is detected and the device is ready to communicate with the host, the system should access the Command register in UDC2 to set the USB_Ready command. When USB_Ready is accepted, UDC2 drives term_select "H". This makes USB 2.0 PHY enable DP pull-up.

- T2 … USB reset start (more than 100 ms after T1)
(2) Disconnect Operation

When a disconnected state is detected, it is recommended to apply a system reset to UDC2.
2. Reset Operation *1

* The "reset" here refers to the "Reset Signaling" defined in the USB 2.0 Specification, not the system reset (reset_x) to UDC2.
(1) When Operating in HS Mode after Reset
time


Figure 3.16.27 Reset operation timing (HS mode after Chirp)

- T0: Reset start

Upon recognizing SE0 from the host, UDC2 starts counting to recognize the reset.

- T1: Reset recognition (more than $2.5 \mu \mathrm{~s}$ after T 0 )

When UDC2 detects SE0 for more than approximately $68 \mu$ s after T0, it recognizes the reset from the host and drives usb_reset "H". At the same time, UTMI starts the device Chirp-K operation.

- T2 : HS operation start (approximately 1.74 ms to 2 ms after T1)

When the host supports HS mode, UDC2 detects Chirp-KJ from the host and drives usb_reset "L" within 1.74 ms to 2 ms after T1. (The period in which rsb_reset remains "H" depends on the host.) From this point, UDC2 operates in HS mode.

- T3 : Reset end (more than 10 ms after T0)

After completion of Chirp-KJ from the host, SE0 and the packet (SOF) is transmitted. This is the end of reset operation. The reset period from the host lasts a minimum of 10 ms .
(2) When Operating in FS Mode after Reset


Figure 3.16.28 Reset operation timing (FS mode after Chirp)

- T0: Reset start

Upon recognizing SE0 from the host, UDC2 starts counting to recognize the reset.

- T1: Reset recognition (more than $2.5 \mu \mathrm{~s}$ after T 0 )

When UDC2 detects SE0 for more than approximately $68 \mu \mathrm{~s}$ after T0, it recognizes the reset from the host and drives usb_reset "H". At the same time, UTMI starts the device Chirp-K operation.

- T2: Device Chirp-K complete (more than 1.0 ms after T1)

UDC2 completes the device Chirp-K operation approximately 1.5 ms after T1.

- T3: FS operation start ( 1.0 ms to 2.5 ms after T2)

When the host supports FS mode, the host chirp-KJ operation is not performed. If no host Chirp-KJ is detected in approximately 2 ms after T2, UDC2 initiates FS mode. At this point, usb_reset is driven "L". The period in which usb_reset remains "H" is approximately 3.5 ms .

- T4: Reset end (more than 10 ms after T0)

When SE0 from the host finishes and the device enters an idle state, it indicates the end of reset operation. The reset period from the host lasts a minimum of 10 ms .
(3) Notes on Reset Operation

- Initialization of registers after reset

When the reset from the host is completed (when usb_reset changes from " H " to "L"), all the internal registers of UDC2 are initialized. (For the initial value of each register, refer to the Section 3.16.3.3 Registers.)
Note that registers that are set while usb_reset is " H " are also initialized. Therefore, the UDC2 registers should be set after the reset period is completed.

- DMA transfer (Endpoint-I/F access) after reset

When a reset from the host occurs during DMA transfer, the EPx_Status register is initialized and the bus access mode is set to "common bus access". Therefore, DMA transfer cannot be continued properly. When a reset occurs, the DMA controller must also be initialized.
In the enumeration operation after reset, configure each endpoint and then initialize the endpoints by setting the EP_Reset command in the Command register.
(1) Suspend Operation in HS Mode


Figure 3.16.29 Suspend operation timing in HS mode

- T0: End of bus activity

When the end of bus activity from the host (the end of packet) is detected, UDC2 starts counting to recognize suspend/reset.

- T1: Transition to FS mode ( 3.0 ms to 3.125 ms after T0)

When SE0 is detected for more than 3 ms after T0, UDC2 enters FS mode and drives xcvr_select and term_select "H". (This makes USB 2.0 PHY enable DP pull-up.) At this point, UDC2 cannot determine whether the host is initiating suspend or reset operation.

- T2: Recognition of suspend ( $100 \mu$ s to $875 \mu$ s after T1)

When the "J" state is detected on the DP/DM line in approximately $110 \mu$ s after T1, UDC2 recognizes suspend and drives suspend_x "L". When the line state does not change to "J" and remains "SE0", UDC2 prepares for reset instead of suspend. In this case, refer to " 2. Reset Operation".

- T3: Remote wakeup start enable ( 5 ms after T0)

Resume operation from the device (remote wakeup) is enabled 5 ms after T0. For details, refer to section "4.(2) Resume Operation by the Device (Remote Wakeup)".

- T4: Transition to suspend state ( 10 ms after T0)

The device must enter the suspend state no later than 10 ms after T0. Processes required of the device system to enter the suspend state, such as stopping the clock supply from USB 2.0 PHY, must be performed during this period.
(2) Suspend Operation in FS Mode


Figure 3.16.30 Suspend operation timing in FS mode

- T0: End of bus activity

When the end of bus activity from the host (the end of packet) is detected, UDC2 starts counting to recognize suspend.

- T1: Recognition of suspend (3 ms after T0)

When the "FS-J" is detected for more than 3 ms after T0, UDC2 recognizes suspend and drives suspend_x"L".

- T2: Remote wakeup start enable ( 5 ms after T0)

Resume operation from the device (remote wakeup) is enabled 5 ms after T0. For details, refer to " 4 (2) Resume Operation by the Device (Remote Wakeup)"

- T3: Transition to suspend state ( 10 ms after T0)

The device must enter the suspend state no later than 10 ms after T0. Processes required of the device system to enter the suspend state, such as stopping the clock supply from USB 2.0 PHY, must be performed during this period.
(3) Notes on Suspend Operation

- Clock control in suspend operation

When the SuspendM input (UTMI) to USB 2.0 PHY is enabled at suspend, the clock supply from PHY to UDC2 is stopped. If UDC2 needs to use the clock from PHY after suspend_x becomes "L", supend_x should not be directly connected to PHY. The SuspendM input to PHY should be enabled after the system determines that the clock supply from PHY can be stopped.
(When the clock input ( 30 MHz ) to UDC2 is stopped, the internal registers of UDC2 cannot be accessed across PVCI-I/F and Endpoint-I/F.)

- USB 2.0 PHY clock control

The SuspendM input (UTMI) to USB 2.0 PHY should not be directly connected to the suspend_x output of UDC2. It should be controlled by the system. As explained earlier, suspend_x of UDC2 is activated by communication with the USB host. Therefore, if the USB host is not connected, suspend_x retains the hardware reset value of " $H$ ". At this time, if suspend_x and SuspendM are directly connected, the clock supply from USB 2.0 PHY is not stopped and system power consumption cannot be saved.

- Internal registers during the suspend state

During the suspend state, UDC2 retains the internal register values, the contents of FIFOs, and the state of each flag. These values and states are also retained after the suspend state is exited by resume operation.
4. Resume Operation *3
(1) Resume Operation by the Host
time


Figure 3.16.31 Resume operation timing by the host

- T0: suspend_x output of UDC2 = "L"
- T1: Start of host resume (No timing specifications)

The host starts resume operation ("FS-K") at arbitrary timing to wake up the device from the suspend state. At this point, UDC2 sets suspend_x to "H". (Even if the clock input to UDC2 is stopped, suspend_x becomes "H".) After checking that suspend_x = "H", disable the SuspendM (UTMI) input to PHY to resume the clock output from USB 2.0 PHY.

- T2: Resuming of clock supply from USB 2.0 PHY (Depends on the PHY specifications.)
- T3: End of host resume (more than 20 ms after T1)

The host resume operation ("FS-K") lasts for more than 20 ms , and completes after "SE0". UDC2 resumes operating at the same speed (HS/FS) as before the suspend state was entered.
(2) Resume Operation by the Device (Remote Wakeup)


Figure 3.16.32 Remote wakeup operation timing

- T0: suspend_x output of UDC2 = "L"
- T1: Remote wakeup start enable (more than 2 ms after T0)

The device can be brought out of the suspend state by using the wakeup input of UDC2. This is called remote wakeup. Note that the USB specification prohibits remote wakeup for 5 ms after start of the suspend state. The wakeup signal should be set to "H" a minimum of 2 ms after T 0 as 3 ms have already elapsed from the start of suspend operation to T0.

- T2: Wakeup input to UDC2 = "H" (after T1)

Set the wakeup signal to "H". No timing requirements are specified for this operation. At this point, UDC2 sets suspend_x to "H". (Even if the clock input to UDC2 is stopped, suspend_x becomes "H".) Because UDC2 requires the clock input to start resume operation ("FS-K"), the SuspendM (UTMI) input to USB 2.0 PHY should be disabled. Then, keep wakeup at "H" until clock supply is resumed.

- T3: Start of device resume (Depends on the PHY specifications.)

When the clock input from PHY to UDC2 is resumed, UDC2 starts the device resume ("FS2-K"). The device resume period is approximately 2 ms . After confirming the device resume, the host starts the host resume operation.

- T4: End of host resume (more than 20 ms after T3)

The host resume operation ("FS-K") lasts for more than 20 ms , and completes after "SE0". UDC2 resumes operating at the same speed (HS/FS) as before the suspend state was entered.
(3) Notes on Resume Operation

- Restriction on use of remote wakeup

To support remote wakeup as the device system, the device must notify the host in the Configuration descriptor that the remote wakeup function is enabled. Even if remote wakeup is supported, it is disabled by default. Remote wakeup can only be used after it is enabled by a request from the host. Use of remote wakeup using the wakeup input is allowed only when these conditions are satisfied.
When using this function, be sure to refer to 3.16.3.6 of the USB 2.0 Specification which offers detailed description.

### 3.16.4.2 Appendix B About Setting an Odd Number of Bytes as MaxPacketSize

1. Setting an odd number in the EPx_MaxPacketSize register

The USB specification allows MaxPacketSize (hereafter referred to as MPS) of each endpoint to be set as either an odd or even number of bytes for Isochronous and Interrupt transfers. (For Control and Bulk transfers, only an even number can be set.)

In UDC2, MPS is set through max_pkt (bits[10:0]) of the EPx_MaxPacketSize register. The endpoint FIFOs of UDC2 only support even numbers of bytes. It is therefore recommended that MSP be set as an even number of bytes as a general rule.

When using MPS by odd bytes, it is possible to make "max_pkt" into odd number. However, there are restrictions shown in Table 3.16 .3 by the access method of a bus. In the case of endpoint direct access, an odd number cannot be set in max_pkt for a transmit endpoint. In this case, an even number should be set in max_pkt and write accesses to the endpoint FIFO should be controlled to implement an odd number of maximum write bytes. (For example, when MPS $=1023$ bytes, max_pkt should be set to 1024 bytes.)

Table 3.16.3 Restrictions on the setting of max_pkt

|  | Receive endpoint | Transmit endpoint |
| :--- | :--- | :--- |
| Common bus access (PVCI-I/F) | An odd or even number can be set. | An odd or even number can be set. |
| Endpoint direct access (Endpoint-I/F) | An odd or even number can be set. | Only an even number can be set. |

Based on the above, the following pages describe how to set an odd number of bytes as MPS for each bus access method.
2. Receive endpoint \& common bus access

Either an odd or even number of bytes can be set in max_pkt. The access method is the same for both cases.

## 3. Transmit endpoint \& common bus access

Either an odd or even number of bytes can be set in max_pkt.
However, the following points must be observed in making common bus accesses for writing the maximum number of bytes with max_pkt = odd number.

The following shows an example in which max_pkt $=5$ and the maximum number of bytes ( 5 bytes) are to be written.

- In the last access (5th byte), make sure that udc_be $=0 y 01$.
- Because it is access of MPS, Do not issue the EP-EOP command in the Command register.


Figure 3.16.33 MPS write access with max_pkt = odd number (common bus access)
4. Receive endpoint \& endpoint direct access

Either an odd or even number can be set in max_pkt. The access method is the same for both cases.
5. Transmit endpoint \& endpoint direct access

Only an even number of bytes can be set in max_pkt. For the basic access method, refer to To use an odd number of bytes as MPS for a transmit endpoint, the following settings are required.
(Example: MPS = 1023)

- Set max_pkt = 1024 .
- The maximum number of bytes that can be written to the endpoint is 1023 bytes. (It is not allowed to write the 1024th byte.)
- "wMaxPacketSize" of the Endpoint descriptor to be managed by firmware should be set to 1023. (This is the value to be sent to the USB host by the Get Descriptor request.)

The following shows an example in which max_pkt = 1024 and the maximum number of bytes (1023 bytes) are to be written.

- In the last access (1023rd byte), make sure that epx_w_be $=0 y 01$.


Figure 3.16.34 MPS (odd number) write access with max_pkt = even number (endpoint direct access)

### 3.16.4.3 Appendix C Isochronous Transfers

In Isochronous transfers, the isochronism of data is critical and transfers occur per frame. Therefore, accesses to an endpoint (FIFO) using Isochronous transfers require a certain level of performance (speed). In UDC2, the access method to each endpoint can be selected from PVCI-I/F and Endpoint-I/F. The FIFO configuration can be selected from Single mode and Dual mode. However, for an endpoint using Isochronous transfers, it is recommended to use Endpoint-IF and Dual mode.

1. Accessing an endpoint using Isochronous transfers

The maximum data payload size is 1024 bytes in HS mode and 1023 bytes in FS mode. To transfer 1024 bytes using Dual mode, 2048 bytes of RAM are required. Transfers are performed per microframe ( $125 \mu \mathrm{~s}$ ) in HS mode and per frame ( 1 ms ) in FS mode. In HS mode, up to three transactions can be made in one microframe.
(Information such as the payload size and the number of transactions must be set in the relevant UDC2 register. This information must also be managed by software as the Endpoint descriptor information to be sent to the host.)

The following shows an example of endpoint access in which three transactions are made in one microframe in HS mode. Figure 3.16 .35 shows OUT transfers and Figure 3.16 .36 shows IN transfers.


Figure 3.16.35 Isochronous OUT transfers in HS mode (3 transactions)


Figure 3.16.36 Isochronous IN transfers in HS mode (3 transactions)
2. Restrictions on command usage to Endpoint when using Isochronous transfers

Compared to other transfers, Isochronous transfers have certain restrictions on handshake, toggle, the number of transactions in a frame, etc., limiting the types of commands that can be used. As a general rule, commands must not be issued to endpoints during Isochronous transfers. While a request is being processed, the EP_Reset or EP_Invalid command may be used as necessary.
(When using PVCI-I/F as the endpoint access method, use the EP_EOP command.)
(About this Appendix)

- For descriptions concerning the USB Specification, be sure to check the USB Specification (revision 2.0).
- For PVCI-I/F, Endpoint-I/F and other specifications of UDC2, refer to the section of UDC2.


## $3.17 \mathrm{I}^{2} \mathrm{~S}$ (Inter-IC Sound)

The TMPA900CM contains a serial input/output circuit compliant with the $\mathrm{I}^{2} \mathrm{~S}$ format.
By connecting an external audio LSI, such as an $A D$ converter or DA converter, the $I^{2} S$ interface can support the implementation of a digital audio system.

The I ${ }^{2}$ S of this LSI has the following characteristics:

Table 3.17.1 $\mathrm{I}^{2} \mathrm{~S}$ operation characteristics

| Modes | - | Transmit master mode Transmit slave mode |
| :---: | :---: | :---: |
|  | Receive master mode Receive slave mode | - |
|  | Full-duplex master mode Full-duplex slave mode Clock through mode |  |
| Channel | Channel 0 | Channel 1 |
| Transmit/Receive | Receive only | Transmit only |
| Data formats | (1) $I^{2} S$ format-compliant <br> (2) Stereo/monaural <br> (3) MSB first/LSB first selectable <br> (4) Left-justified supported (synchronous to WS, no delay) |  |
|  | I2SSCLK ( ${ }^{2}$ S external source clock input) |  |
| Pins used | (1) I2SOSCLK (clock input/output) <br> (2) I2SODATI (data input) <br> (3) I2SOWS (word select input/output) <br> (4) I2SOMCLK (master clock output) | (1) I2S1SCLK (clock input/output) <br> (2) I2S1DATO (data output) <br> (3) I2S1WS (word select input/output) <br> (4) I2S1MCLK (master clock output) |
| Clocks | (1) I2SWS can be set to $1 / 256,1 / 384$ or $1 / 512$ of the master clock. <br> (2) Either an external clock or the internal clock (X1) can be selected as the source clock. <br> (3) The master clock can be generated by dividing down the source clock to $1,1 / 2$ or $1 / 4$. |  |
| FIFO buffer | $2 \times 8$ words | $2 \times 8$ words |
| Data length | 16 bits only | 16 bits only |
| Interrupts | FIFO overflow interrupt FIFO underflow interrupt | FIFO overflow interrupt FIFO underflow interrupt |

3.17.1 Block diagram


### 3.17.2 Operation Mode Descriptions

The I2S circuit contains two channels: Channel 0 (receive only) and Channel 1 (transmit only). Each channel can be controlled and operated independently.
The following pages explain the $\mathrm{I}^{2} \mathrm{~S}$ operation modes.

### 3.17.2.1 Mode Example 1

(Receive Master, Transmit Master, <l2SSCLK> $=0,<$ MCLKSELO $>=0,<$ MCLKSEL1> $=0$, <COMMON> = 0, <I2SRx_MASTER> = 1, <I2STx_MASTER> = 1)

Receive: The receive logic (Ch0) is set as a master. Receive operations are performed in synchronization with I2S0WS and I2S0SCLK that are output from the receive logic.
Transmit: The transmit logic (Ch1) is set as a master. Transmit operations are performed in synchronization with I2S1WS and I2S1SCLK that are output from the transmit logic.


### 3.17.2.2 Mode Example 2

(Receive Slave, Transmit Slave, <l2SSCLK> = 1, <MCLKSEL0> = 1, <MCLKSEL1> = 1, <COMMON> $=0,<$ I2SRx_MASTER $\left.>=0,<12 S T x \_M A S T E R>=0\right)$

Receive: The receive logic (Ch0) is set as a slave. Receive operations are performed in synchronization with I2S0WS and I2S0SCLK that are output from another master.
Transmit:The transmit logic (Ch1) is set as a slave. Transmit operations are performed in synchronization with I2S1WS and I2S1SCLK that are output from another master.


### 3.17.2.3 Mode Example 3

(Full-duplex Master, <l2SSCLK> = 0, <MCLKSELO> = 0, <COMMON> = 1, <I2SRx_MASTER> = 1)

The receive logic ( Ch 0 ) is set as a master. Transmit and receive operations are performed with the transmit logic (Ch1) synchronized to I2S0WS and I2S0SCLK that are output from the receive logic.


### 3.17.2.4 Mode Example 4

(Full-Duplex Slave, <l2SSCLK> = 1, <MCLKSELO> = 1, <COMMON> = 1, <I2SRx_MASTER> = 0)

The receive logic (Ch0) is set as a slave. Transmit and receive operations are performed with the transmit logic (Ch1) synchronized to I2S0WS and I2S0SCLK that are output from another master.


### 3.17.3 Operation Description

### 3.17.3.1 I'S $^{2}$ Output format

(I2STCON<I2STx_DELAYOFF> = 0, Delay from WS)


### 3.17.4 Register Descriptions

The following lists the SFRs.

Base address $=0 \times F 204 \_0000$

| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| I2STCON | 0x0000 | Tx Control Register |
| I2STSLVON | 0x0004 | Tx I ${ }^{2}$ S Slave Control Register |
| I2STFCLR | 0x0008 | Tx FIFO Clear Register |
| I2STMS | 0x000C | TX Master/Slave Select Register |
| I2STMCON | 0x0010 | Tx Master I2S1WS/I2S1SCLK Period Register |
| I2STMSTP | 0x0014 | Tx Master Stop Register |
| I2STDMA1 | 0x0018 | Tx DMA Ready Register |
| - | 0x001C | Reserved |
| I2SRCON | 0x0020 | Rx Control Register |
| I2SRSLVON | 0x0024 | RxI I'S Slave WS/SCK Control Register |
| I2SFRFCLR | 0x0028 | Rx FIFO Clear Register |
| I2SRMS | 0x002C | Rx Master/Slave Select Register |
| I2SRMCON | 0x0030 | Rx Master I2SOWS/I2SOSCLK Period Register |
| I2SRMSTP | 0x0034 | Rx Master Stop Register |
| I2SRDMA1 | 0x0038 | Rx DMA Ready Register |
| - | 0x003C | Reserved |
| I2SCOMMON | 0x0044 | Common WS/SCK and Loop Setting Register |
| I2STST | 0x0048 | $I^{2}$ S Tx Status Register |
| I2SRST | 0x004C | $I^{2}$ S Rx Status Register |
| I2SINT | 0x0050 | $I^{2}$ S Interrupt Register |
| I2SINTMSK | 0x0054 | $\mathrm{I}^{2} \mathrm{~S}$ Interrupt Mask Register |
| I2STDAT | $0 \times 1000$ to 0x1FFF | Transmit FIFO Window DMA Target |
| I2SRDAT | 0x2000 to 0x2FFF | Receive FIFO Window DMA Target |

1. I2STCON (Tx Control Register)

| Bit |  |  |  | Bit Symbol |
| :--- | :--- | :--- | :--- | :--- |
| Type | Reset <br> Value | Description |  |  |

[Description]
a. <I2STx_RLCH_CUT>

Stereo/monaural (Right-side channel output, Leftt-side channel output) output setting.
0y00: Stereo setting (both channel output)
0y01: Monaural setting (Right-side channel output)
0y10: Monaural setting (Left-side channel output)
0y11: Don't setting
b. <I2STx_BITCNV>

Specifies whether to invert the MSB (sign bit).
0y0: Not inverted
0 y 1 : Inverted
c. <I2STx_UNDERFLOW>

If the valid data of the internal output FIFO becomes empty states, the data output is kept. This bit defines that output data. (SD output data when FIFO UnderFlow).
$0 y 0: 0$ is output.
$0 y 1$ : The current data is held.
d. <I2STx_MSBINV>

Selection from LSB/MSB first.
0y0: MSB first
$0 y 1$ : LSB first
e. <I2STx_WSINV>

Specifies whether to invert the channel definition of WS.
$0 \mathrm{y} 0: \mathrm{WS}=1(\mathrm{RCH}), \mathrm{WS}=0(\mathrm{LCH})$
0y1: WS channel definition inverted
$\mathrm{WS}=0(\mathrm{RCH}), \mathrm{WS}=1(\mathrm{LCH})$
f. <I2STx_DELAYOFF>

Selects Relationship between Data output timing and WS.
0y0: Delay of 1CLOCK from WS
0y1: No delay from WS
2. I2SRCON (Rx Control Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:14] | - | - | Undefined | Read as undefined. Write as zero. |
| [13:12] | I2SRx_RCH_CUT | R/W | Oy00 | Stereo/Monaural output setting <br> Oy00: Stereo setting (both channel output) <br> 0y01: Monaural setting (Right-side channel output) <br> Oy10: Monaural setting (Left-side channel output) <br> 0y11:Don't setting |
| [11:9] | - | - | Undefined | Read as undefined. Write as zero. |
| [8] | I2SRx_BITCNV | R/W | OyO | MSB (sign bit) inversion <br> OyO: Not inverted <br> Oy1: Inverted |
| [7:3] | - | - | Undefined | Read as undefined. Write as zero. |
| [2] | I2SRx_MSBINV | R/W | OyO | LSB/MSB first 0y0: MSB first 0y1: LSB first |
| [1] | I2SRx_WSINV | R/W | Oy0 | WS channel definition inversion OyO: WS= 1 (RCH), WS= 0 (LCH) 0y1: WS channel definition inverted WS= 0 (RCH), WS=1 (LCH) |
| [0] | I2SRx_DELAYOFF | R/W | Oy0 | Relationship between Data output timing and WS <br> Oy0: Delay of 1CLOCK from WS <br> 0y1: No delay from WS |

[Description]
a. <I2SRx_RLCH_CUT>

Stereo/monaural (Right-side channel output, leftt-side channel output) output setting.
0y00: Stereo setting (both channel output)
0y01: Monaural setting (Right-side channel output)
0y10: Monaural setting (Left-side channel output)
0y11: Don't setting
b. <I2SRx_BITCNV>

Specifies whether to invert the MSB (sign bit).
0y0: Not inverted
$0 y 1$ : Inverted
c. <I2SRx_UNDERFLOW>

Selects the data to be output when an underflow occurs in the FIFO.
0y0: 0 is output.
$0 y 1$ : The current data is held.
d. <I2SRx_MSBINV>

Selection from LSB/MSB first.
0y0: MSB first
$0 y 1$ : LSB first
e. <I2SRx_WSINV>

Specifies whether to invert the channel definition of WS.
$0 y 0: W S=1(\mathrm{RCH}), \mathrm{WS}=1(\mathrm{LCH})$
0 y 1 : WS channel definition inverted

$$
\mathrm{WS}=0(\mathrm{RCH}), \mathrm{WS}=1(\mathrm{LCH})
$$

f. <I2SRx_DELAYOFF>

Selects Relationship between Data output timing and WS.
0y0: Delay of 1CLOCK from WS
$0 y 1$ : No delay from WS
3. I2STSLVON (Tx I ${ }^{2}$ S Slave Control Register)

Address $=\left(0 x F 204 \_0000\right)+(0 x 0004)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2STx_SLAVE | R/W | 0y0 | Transmit output enable <br> Oy0: OFF <br> Oy1: ON (FIFO read enabled) |

[Description]
a. <I2STx_SLAVE>

When this bit is set $(0 \rightarrow 1)$, the internal status (I2STST<I2STxSTATUS $>$ ) changes as follows:

$$
\text { SBY (standby) } \rightarrow \text { PRE_ACT } \rightarrow \text { ACT }
$$

In the ACT state, the data stored in the FIFO is output.
When this bit is cleared $(1 \rightarrow 0)$, the internal status (I2STST<I2STxSTATUS>) changes as follows:

$$
\mathrm{ACT} \rightarrow \text { PRE_SBY } \rightarrow \text { SBY }
$$

In the SBY state, no data is output from the FIFO even when it contains data.

Transmission circuit State machine

4. I2SRSLVON (Rx I ${ }^{2} S$ Slave Control Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 0024)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2SRx_SLAVE | R/W | Oy0 | Write the FIFO for receiver Oy0: OFF <br> Oy1: ON (FIFO write enabled) |

[Description]
a. <I2SRx_SLAVE>

When this bit is set $(0 \rightarrow 1)$, the internal status (I2SRST<I2SRxSTATUS $>$ ) changes as follows:

$$
\text { SBY }(\text { standby }) \rightarrow \text { PRE_ACT } \rightarrow \text { ACT }
$$

In the ACT state, data is captured into the FIFO.
When this bit is cleared $(1 \rightarrow 0)$, the internal status (I2SRST<I2SRxSTATUS $>$ ) changes as follows:

$$
\mathrm{ACT} \rightarrow \text { PRE_SBY } \rightarrow \text { SBY }
$$

In the SBY state, no data is captured into the FIFO even when input data is present.

Receive circuit State machine

5. I2STFCLR (Tx FIFO Clear Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 0008)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2STx_FIFOCLR | R/W | 0y0 | FIFO Pointer clear <br> OyO: Invalid <br> Oy1: FIFO Pointer clear |

[Description]
a. <I2STx_FIFOCLR>

Do not clear the FIFO during DMA transfer as it may destroy the transmit data. This bit is always read as 0 .
6. I2SFRFCLR (Rx FIFO Clear Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 0028)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2SRx_FIFOCLR | R/W | 0y0 | FIFO Pointer clear <br> OyO: Invalid <br> Oy1: FIFO Pointer clear |

[Description]
a. <I2SRx_FIFOCLR>

Do not clear the FIFO during DMA transfer as it may destroy the receive data. This bit is always read as 0 .
7. I2STMS (Tx Master/Slave Select Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 000 \mathrm{C})$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2STx_MASTER | R/W | 0yO | Master/slave select <br> 0y0: Slave <br> 0y1: Master (Internally generated I2S1WS and <br> I2S1SCLK are output to an external device.) |

[Description]
a. <I2STx_MASTER>

Selects between transmit master and transmit slave.
When I2SCOMMON $<$ COMMON $>$ is set to 1 , full-duplex mode is enabled and the setting of this register has no effect.
8. I2SRMS (Rx Master/Slave Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <I2SRx_MASTER>

Selects between receive master and receive slave.
When I2SCOMMON $<$ COMMON $>$ is set to 1 , this bit selects between full-duplex master and full-duplex slave.
9. I2STMCON (Tx Master I2S1WS/I2S1SCLK Period Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[3: 2]$ | I2STx_WS_DIV[1:0] | R/W | Oy0 | Ratio source clock to I2S1MCLK <br> 0y00: $1 / 1$ <br> 0y01: $1 / 2$ <br> 0y10: $1 / 4$ <br> 0y11: Do not set |
| $[1: 0]$ | I2STx_SCLK_DIV[1:0] | R/W |  | Oy0 |

[Description]
a. <I2STx_WS_DIV[1:0]>, <I2STx_SCLK_DIV[1:0]>

When I2SCOMMON<COMMON> is set to 1 , full-duplex mode is enabled and the settings in this register have no effect.

10. I2SRMCON (Rx Master I2S0WS/I2S0SCLK Period Register)

| Address $=\left(0 x F 204 \_0000\right)+(0 x 0030)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:4] | - | - | Undefined | Read as undefined. Write as zero. |
| [3:2] | I2SRx_WS_DIV[1:0] | R/W | OyO | Ratio source clock to I2SOMCLK <br> 0y00: 1/1 <br> 0y01: 1/2 <br> 0y10: 1/4 <br> 0y11: Do not set |
| [1:0] | I2SRx_SCLK_DIV[1:0] | R/W | Oy0 | Ratio I2SOMCLK to I2SOSCLK <br> 0y00: 1/8 <br> 0y01: 1/12 <br> 0y10: 1/16 <br> 0y11: Do not set |

[Description]
a. <I2SRx_WS_DIV[1:0]>, <I2SRx_SCLK_DIV[1:0]>

When I2SCOMMON<COMMON> is set to 1 , full-duplex mode is enabled.


Table 3.17.2 Clock setting table

| I2STMCON I2STx_WS_DIV[1:0] or I2SRMCON I2SRx WS DIV[1:0] | Ratio of I2SOMCLK to source clock | Ratio of I2SOSCLK to source clock | $\begin{gathered} \text { I2STMCON } \\ \text { I2STx_SCLK_DIV[1:0] } \\ \text { or } \\ \text { I2SRMCON } \\ \text { I2SRx_SCLK_DIV[1:0] } \end{gathered}$ | Ratio of I2SOWS to source clock |
| :---: | :---: | :---: | :---: | :---: |
| 0y00: (1/1) | 1/1 | 1/8 | 0y00: (1/256) | 1/256 |
| 0y01: (1/2) | 1/2 | 1/16 | 0y00: (1/256) | 1/512 |
| 0y10: (1/4) | 1/4 | 1/32 | Oy00: $(1 / 256)$ | 1/1024 |
| 0y00: (1/1) | 1/1 | 1/12 | 0y01: (1/384) | 1/384 |
| 0y01: (1/2) | 1/2 | 1/24 | 0y01: (1/384) | 1/768 |
| 0y10: (1/4) | 1/4 | 1/48 | 0y01: (1/384) | 1/1536 |
| 0y00: (1/1) | 1/1 | 1/16 | 0y10: (1/512) | 1/512 |
| 0y01: (1/2) | 1/2 | 1/32 | 0y10: $(1 / 512)$ | 1/1024 |
| 0y10: (1/4) | 1/4 | 1/64 | 0y10: $(1 / 512)$ | 1/2048 |

Table 3.17.3 Audio sampling setting examples based on 32 kHz

| Source clock <br> I2SSCLK <br> frequency | I2STMCON I2STx_WS_DIV[1:0] or I2SRMCON I2SRx_WS_DIV[1:0] | I2SOMCLK frequency <br> (Ratio to source clock) | I2SOSCLK frequency <br> (Ratio to source clock) | $\begin{gathered} \text { I2STMCON } \\ \text { I2STx_SCLK_DIV[1:0] } \\ \text { or } \\ \text { I2SRMCON } \\ \text { I2SRx_SCLK_DIV[1:0] } \end{gathered}$ | I2SOWS frequency <br> (Ratio to source clock) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8.192 MHz | 0y00: (1/1) | 8.192 MHz <br> (1/1) | $\begin{gathered} 1024 \mathrm{kHz} \\ (1 / 8) \\ \hline \end{gathered}$ | Oy00: $(1 / 256)$ | $\begin{array}{r} 32 \mathrm{kHz} \\ (1 / 256) \\ \hline \end{array}$ |
|  | Oy01: (1/2) | $\begin{gathered} 4.096 \mathrm{MHz} \\ (1 / 2) \\ \hline \end{gathered}$ | 512 kHz <br> (1/16) | Oy00: $(1 / 256)$ | $\begin{aligned} & 16 \mathrm{kHz} \\ & (1 / 512) \end{aligned}$ |
|  | 0y10: (1/4) | $\begin{gathered} 2.048 \mathrm{MHz} \\ (1 / 4) \\ \hline \end{gathered}$ | $\begin{gathered} 256 \mathrm{kHz} \\ (1 / 32) \\ \hline \end{gathered}$ | Oy00: $(1 / 256)$ | $\begin{gathered} 8 \mathrm{kHz} \\ (1 / 1024) \end{gathered}$ |
| 12.288 MHz | 0y00: (1/1) | $\begin{gathered} 12.288 \mathrm{MHz} \\ (1 / 1) \\ \hline \end{gathered}$ | $\begin{gathered} 1024 \mathrm{kHz} \\ (1 / 12) \\ \hline \end{gathered}$ | Oy01: (1/384) | $\begin{aligned} & 32 \mathrm{kHz} \\ & (1 / 384) \end{aligned}$ |
|  | Oy01: (1/2) | $\begin{gathered} 6.144 \mathrm{MHz} \\ (1 / 2) \\ \hline \end{gathered}$ | $\begin{gathered} 512 \mathrm{kHz} \\ (1 / 24) \\ \hline \end{gathered}$ | 0y01: (1/384) | $\begin{aligned} & 16 \mathrm{kHz} \\ & (1 / 768) \end{aligned}$ |
|  | 0y10: (1/4) | $\begin{gathered} 3.072 \mathrm{MHz} \\ (1 / 4) \\ \hline \hline \end{gathered}$ | $\begin{gathered} 256 \mathrm{kHz} \\ (1 / 48) \\ \hline \hline \end{gathered}$ | Oy01: (1/384) | $\begin{gathered} 8 \mathrm{kHz} \\ (1 / 1536) \\ \hline \end{gathered}$ |
| 16.384 MHz | Oy00: (1/1) | $\begin{gathered} 16.384 \mathrm{MHz} \\ (1 / 1) \\ \hline \end{gathered}$ | $\begin{gathered} 1024 \mathrm{kHz} \\ (1 / 16) \\ \hline \end{gathered}$ | 0y10: $(1 / 512)$ | $\begin{array}{r} 32 \mathrm{kHz} \\ (1 / 512) \end{array}$ |
|  | 0y01: (1/2) | $\begin{gathered} 8.192 \mathrm{MHz} \\ (1 / 2) \\ \hline \end{gathered}$ | $\begin{gathered} 512 \mathrm{kHz} \\ (1 / 32) \\ \hline \end{gathered}$ | Oy10: (1/512) | $\begin{gathered} 16 \mathrm{kHz} \\ (1 / 1024) \end{gathered}$ |
|  | 0y10: (1/4) | $\begin{gathered} 4.096 \mathrm{MHz} \\ (1 / 4) \\ \hline \end{gathered}$ | $\begin{gathered} 256 \mathrm{kHz} \\ (1 / 64) \\ \hline \end{gathered}$ | 0y10: $(1 / 512)$ | $\begin{gathered} 8 \mathrm{kHz} \\ (1 / 2048) \end{gathered}$ |

Table 3.17.4 Audio sampling setting examples based on 48 kHz

| Source clock I2SSCLK frequency | $\begin{gathered} \text { 2STMCON } \\ \text { I2STx_WS_DIV[1:0] } \\ \text { or } \\ \text { I2SRMCON } \\ \text { I2SRx_WS_DIV[1:0] } \end{gathered}$ | I2SOMCLK frequency <br> (Ratio to source clock) | I2SOSCLK frequency <br> (Ratio to source clock) | I2STMCON I2STx_SCLKS_DIV[1:0] or I2SRMCON I2SRx_SCLKS_DIV[1:0] | I2SOWS frequency <br> (Ratio to source clock) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12.288 MHz | Oy00: (1/1) | $\begin{gathered} \text { 12.288 MHz } \\ (1 / 1) \\ \hline \end{gathered}$ | $\begin{gathered} 1536 \mathrm{kHz} \\ (1 / 8) \\ \hline \end{gathered}$ | Oy00: (1/256) | $\begin{array}{r} 48 \mathrm{kHz} \\ (1 / 256) \\ \hline \end{array}$ |
|  | 0y01: (1/2) | $\begin{gathered} 6.144 \mathrm{MHz} \\ (1 / 2) \\ \hline \end{gathered}$ | $\begin{gathered} 768 \mathrm{kHz} \\ (1 / 16) \\ \hline \end{gathered}$ | Oy00: $(1 / 256)$ | $\begin{array}{r} 24 \mathrm{kHz} \\ (1 / 512) \\ \hline \end{array}$ |
|  | 0y10: (1/4) | $\begin{gathered} 3.072 \mathrm{MHz} \\ (1 / 4) \\ \hline \hline \end{gathered}$ | $\begin{gathered} 384 \mathrm{kHz} \\ (1 / 32) \end{gathered}$ | Oy00: $(1 / 256)$ | $\begin{gathered} 12 \mathrm{kHz} \\ (1 / 1024) \end{gathered}$ |
| 18.432 MHz | 0y00: (1/1) | $\begin{gathered} \text { 18.432 MHz } \\ (1 / 1) \\ \hline \end{gathered}$ | $\begin{gathered} 1536 \mathrm{kHz} \\ (1 / 12) \\ \hline \end{gathered}$ | Oy01: (1/384) | $\begin{array}{r} 48 \mathrm{kHz} \\ (1 / 384) \\ \hline \end{array}$ |
|  | 0y01: (1/2) | $\begin{gathered} 9.216 \mathrm{MHz} \\ (1 / 2) \\ \hline \end{gathered}$ | $\begin{gathered} 768 \mathrm{kHz} \\ (1 / 24) \\ \hline \end{gathered}$ | Oy01: (1/384) | $\begin{array}{r} 24 \mathrm{kHz} \\ (1 / 768) \\ \hline \end{array}$ |
|  | 0y10: (1/4) | $\begin{gathered} 4.608 \mathrm{MHz} \\ (1 / 4) \\ \hline \hline \end{gathered}$ | $\begin{gathered} 384 \mathrm{kHz} \\ (1 / 48) \\ \hline \hline \end{gathered}$ | Oy01: (1/384) | $\begin{gathered} 12 \mathrm{kHz} \\ (1 / 1536) \end{gathered}$ |
| 24.576 MHz | 0y00: (1/1) | $\begin{gathered} 24.576 \mathrm{MHz} \\ (1 / 1) \\ \hline \end{gathered}$ | $\begin{gathered} 1536 \mathrm{kHz} \\ (1 / 16) \\ \hline \end{gathered}$ | 0y10: $(1 / 512)$ | $\begin{array}{r} 48 \mathrm{kHz} \\ (1 / 512) \\ \hline \end{array}$ |
|  | Oy01: (1/2) | $\begin{gathered} 12.288 \mathrm{MHz} \\ (1 / 2) \\ \hline \end{gathered}$ | $\begin{gathered} 768 \mathrm{kHz} \\ (1 / 32) \\ \hline \end{gathered}$ | 0y10: (1/512) | $\begin{gathered} 24 \mathrm{kHz} \\ (1 / 1024) \end{gathered}$ |
|  | 0y10: (1/4) | $\begin{gathered} 6.144 \mathrm{MHz} \\ (1 / 4) \\ \hline \end{gathered}$ | $\begin{gathered} 384 \mathrm{kHz} \\ (1 / 64) \\ \hline \end{gathered}$ | 0y10: (1/512) | $\begin{gathered} 12 \mathrm{kHz} \\ (1 / 2048) \end{gathered}$ |

11. I2STMSTP (Tx Master Stop Register)

Address $=\left(0 x F 204 \_0000\right)+(0 x 0014)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2STx_MSTOP | R/W | $0 y 0$ | I2STx master stop: <br> Oy0: Do not stop I2S1WS/I2S1SCLK <br> 0y1: Stop I2S1WS/I2S1SCLK <br> (I2S1WS/I2S1SCLK = 0) |

[Description]
a. <I2STx_MSTP>

This bit is used to stop ( $=0$ ) I2S1WS and I2S1SCLK from the master.
Before setting this register, make sure that I2STx is in the SBY state. Operation is not guaranteed in other cases.
The default setting is not to stop I2S1WS and I2S1SCLK. Therefore, after master-related settings are made, I2S1WS and I2S1SCLK are immediately output.
When I2SCOMMON $<$ COMMON $>$ is set to 1 , full-duplex mode is enabled and the setting of this register has no effect.
12. I2SRMSTP (Rx Master Stop Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 0034)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2SRx_MSTOP | R/W | 0y0 | I2SRx master stop: <br> 0y0: Do not stop I2SOWS/I2SOSCLK <br> 0y1: Stop I2SOWS/I2SOSCLK <br> (I2SOWS/I2SOSCLK $=0)$ |

[Description]
a. <I2SRx_MSTP>

This bit is used to stop (=0) I2S0WS and I2S0SCLK from the master. It is not normally used.
Before setting this register, make sure that I2STx is in the SBY state. Operation is not guaranteed in other cases.
The default setting is not to stop I2S0WS and I2S0SCLK. Therefore, after master-related settings are made, I2S0WS and I2S0SCLK are immediately output.
13. I2STDMA1 (Tx DMA Ready Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 0018)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2STx_DMAREADY1 | R/W | Oy0 | I2STx DMA ready: <br> Oy0: Not ready <br> Oy1: Ready |

[Description]
a. <I2STx_DMAREADY1>

This register indicates the DMA ready state to the hardware logic.
When the DMA ready state is reached, this register should be set to 1 by software. Then, the hardware logic monitors the FIFO and starts DMA transfer.

Note: Do not set this register when it is already set.
14. I2SRDMA1 (Rx DMA Ready Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 204 \_0000\right)+(0 \times 0038)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | I2SRx_DMAREADY1 | R/W | OyO | I2SRx DMA ready: <br> 0y0: Not ready <br> 0y1: Ready |

[Description]
a. <I2SRx_ DMAREADY1>

This register indicates the DMA ready state to the hardware logic.
When the DMA ready state is reached, this register should be set to 1 by software. Then, the hardware logic monitors the FIFO and starts DMA transfer.

[^3]15. I2SCOMMON (Common WS/SCK and Loop Setting Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Read as undefined. Write as zero. |
| [5] | Reserved | wo | OyO | Read as undefined. Write as zero. |
| [4] | MCLKSELO | wo | OyO | Master clock to be output from the receive logic: <br> Oy0: Audio source clock <br> 0y1: Divided-down audio source clock |
| [3] | MCLKSEL1 | wo | OyO | Master clock to be output from the transmit logic: <br> 0y0: Audio source clock <br> 0y1: Divided-down audio source clock |
| [2] | I2SSCLK | wo | OyO | Audio source clock: OyO: PLLCG clock (X1) 0y1: External clock |
| [1] | LOOP | R/W | Oy0 | Loop setting Oy0: Loop disabled 0y1: Loop enabled |
| [0] | COMMON | R/W | Oy0 | Common or separate SCK/WS for Tx and Rx: <br> 0y0: Separate <br> 0y1: Common |

[Description]
a. <MCLKSEL0>

Selects the master clock to be output from the receive logic.
0y0: Audio source clock
0y1: Divided-down audio source clock
b. <MCLKSEL1>

Selects the master clock to be output from the transmit logic.
0y0: Audio source clock
0y1: Divided-down audio source clock
c. $<$ I2SSCLK $>$

Selects the audio source clock to be used.
0y0: PLLCG clock (X1)
0y1: External clock
d. $<\mathrm{LOOP}>$

Specifies loop setting.
0y0: Loop disabled
0y1: Loop enabled
e. <COMMON>

When this bit is set to 1 , the SCK and WS input signals of I2SRx are also used by I2STx. In this case, the settings made for the transmit master have no effect.
16. I2STST ( $I^{2} S ~ T x$ Status Register)

| Address $=\left(0 \times F 204 \_0000\right)+(0 \times 0048)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:4] | - | - | Undefined | Read as undefined. |
| [3:2] | I2STx_STATUS[1:0] | RO | Oy00 | FIFO status according to $I^{2} S$ slave (SCK/WS): <br> 0y00: SBY <br> 0y01: PreACT <br> 0y10: PreSBY <br> 0y11: ACT |
| [1] | I2STx_FIFOFULL | RO | Oy0 | FIFO full status: Oy0: Not full 0y1: Full |
| [0] | I2STx_FIFOEMPTY | RO | 0y1 | FIFO empty status: OyO: Not empty Oy1: Empty $\qquad$ |

[Description]
a. <I2STx_STATUS[1:0]>

Indicates the FIFO status according to the I2S slave (SCK/WS) operation.
0y00: SBY
0y01: PreACT
0y10: PreSBY
0y11: ACT
b. <I2STx_FIFOFULL>

Indicates the FIFO full status.
0y0: Not full
0y1: Full
c. <I2STx_FIFOEMPTY>

Indicates the FIFO empty status.
0y0: Not empty
0y1: Empty
17. I2SRST ( $I^{2} S R x$ Status Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 004 C)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |$|$|  | - | - | Undefined |
| :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | Read as undefined. <br> I2SRx_STATUS[1:0] <br> (SCK/WS) input: <br> Oy00: SBY <br> Oy01: PreACT <br> Oy10: PreSBY <br> Oy11: ACT |  |
| $[1]$ | I2SRx_FIFOFULL | RO | Oy0 I'S salve |
| $[0]$ | I2SRx_FIFOEMPTY | RO | FIFO full status: <br> Oy0: Not full <br> Oy1: Full |

[Description]
a. <I2SRx_STATUS [1:0]>

Indicates the FIFO write status according to the $\mathrm{I}^{2} \mathrm{~S}$ slave (SCK/WS) input.
0y00: SBY
0y01: PreACT
0y10: PreSBY
0y11: ACT
b. <I2SRx_FIFOFULL>

Indicates the FIFO full status.
0y0: Not full
0y1: Full
c. <I2SRx_FIFOEMPTY>

Indicates the FIFO empty status.
0y0: Not empty
0y1: Empty
18. I2SINT ( ${ }^{2}$ S Interrupt Register $)$

| Bit |  |  | Bit Symbol | Type |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | Reset <br> Value | Description |  |

[Description]
a. <I2SRx_OVERFLOW_INT>, <I2SRx_UNDERFLOW_INT>, <I2STx_OVERFLOW_INT>, <I2STx_UNDERFLOW_INT>
This register indicates the interrupt status of each interrupt source. To monitor the FIFO error status by using each interrupt source, the corresponding bit of the interrupt mask register (I2SINTMSK) must be cleared.
When an interrupt is generated from one of these sources, the interrupt controller generates an I2SINT interrupt. The interrupt source can be identified by monitoring each interrupt source bit of the I2SINT register.
Each bit of this register is cleared to 0 by writing 1.
19. I2SINTMSK ( $I^{2}$ S Interrupt Mask Register)

Address $=\left(0 x F 204 \_0000\right)+(0 \times 0054)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Read as undefined. Write as zero. |
| [3] | I2SRx_OVERFLOW_INTMS | R/W | Oy1 | Rx FIFO overflow interrupt mask: <br> OyO: Do not mask <br> 0y1: Mask |
| [2] | I2SRx_UNDERFLOW_INTM | R/W | 0y1 | Rx FIFO underflow interrupt mask: <br> OyO: Do not mask <br> 0y1: Mask |
| [1] | I2STx_OVERFLOW_INTMS | R/W | 0y1 | Tx FIFO overflow interrupt mask: Oy0: Do not mask <br> 0y1: Mask |
| [0] | I2STx_UNDERFLOW_INTM | R/W | Oy1 | Tx FIFO underflow interrupt mask : <br> OyO: Do not mask <br> 0y1: Mask |

[Description]
a. <I2SRx_OVERFLOW_INTMS>

Enables or disables the Rx FIFO overflow interrupt mask.
0y0: Do not mask
0y1: Mask
b. <I2SRx_FIFOFULL>

Enables or disables the Rx FIFO underflow interrupt mask.
0y0: Do not mask
$0 y 1$ : Mask
c. <I2SRx_FIFOEMPTY>

Enables or disables the Tx FIFO overflow interrupt mask.
0y0: Do not mask
$0 y 1$ : Mask
d. <I2SRx_FIFOFULL>

Enables or disables the Tx FIFO underflow interrupt mask.
0y0: Do not mask
$0 y 1$ : Mask
20. I2STDAT (Transmit FIFO Window DMA Target Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <Left[15:0]>, <Right[15:0]>

Stereo audio data is set simultaneously with upper data as left channel data and lower data as right channel data. Data can be written to any address in a range of 0xF2041000 to 0 xF 2041 FFF , and is sequentially stored in the FIFO as it is written. This register does not support read operations (always returns 0 ).

Note1: this register is write-only.
Note2: this register can be accessed from CPU/DMAC as Master.
21. I2SRDAT (Receive FIFO Window Target Register)

Address $=\left(0 x F 204 \_2000\right)+(0 \times 0000)$

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Left[15:0] | RO | $0 \times 0000$ | I2SRx left audio data $[15: 0]$ |
| $[15: 0]$ | Right $[15: 0]$ | RO | $0 \times 0000$ | I2SRx right audio data $[15: 0]$ |

[Description]
a. <Left[15:0]>, <Right[15:0]>

Stereo audio data is input simultaneously with upper data as left channel data and lower data as right channel data. Data can be read from any address in a range of 0xF2042000 to 0xF2042FFF, and is sequentially read out from the FIFO. This register is read-only.

Note1: this register is read-only.
Note2: this register can be accessed from CPU/DMAC as Master.

### 3.17.5 Setting example

- Setting example of Transmission master and Receive slave

|  | I2SCOMMON | $\leftarrow$ | 0x00000004 | ; write 0x00000004 to Register |
| :---: | :---: | :---: | :---: | :---: |
|  | I2STCON | $\leftarrow$ | 0x00000000 |  |
|  | I2SRCON | $\leftarrow$ | 0x00000000 |  |
|  | I2SRMS | $\leftarrow$ | $0 \times 00000000$ | ; Rx is slave |
|  | I2STMS | $\leftarrow$ | $0 \times 00000001$ | ; Tx is master |
|  | GPIOMFR1 | $\leftarrow$ | 0x000000FF |  |
|  | GPIOLFR1 | $\leftarrow$ | 0x000000FF |  |
|  | 0xf8004000 | $\leftarrow$ | 0x0000FFFF | ; Set transfer data |
|  | . . . | $\leftarrow$ | . |  |
|  | 0xf800403c | $\leftarrow$ | 0xFFFFF0000 | ; End of set data |
|  |  |  |  | ; Use DMA scatter gather link |
|  | 0xf8004040 | $\leftarrow$ | 0xf8004020 | ; source address |
|  | 0xf8004044 | $\leftarrow$ | I2STDAT | ; destination address |
|  | 0xf8004048 | $\leftarrow$ | 0xf8004050 | ; next address |
|  | 0xf800404c | $\leftarrow$ | 0x04492008 | ; Set DMAC control register |
|  | . | $\leftarrow$ |  |  |
|  | DMACConfiguration | $\leftarrow$ | $0 \times 00000001$ | ; Set Rx DMAC |
|  | DMACC0SrcAddr | $\leftarrow$ | I2SRDAT |  |
|  | DMACCODestAddr | $\leftarrow$ | 0xf8008000 |  |
|  | DMACCOControl | $\leftarrow$ | 0x08492008 |  |
|  | DMACCOConfiguration | $\leftarrow$ | $0 \times 00001017$ |  |
|  | I2SRSLVON | $\leftarrow$ | $0 \times 00000001$ | ; I2S internal clock on |
| i2sr_act |  |  |  | ; label i2sr_act |
|  | I2SRST | $\rightarrow$ | r0 | ; read I2SRST register data to r0 |
|  | LDR r1, = 0xc |  |  |  |
|  | AND r0,r0,r1 |  |  |  |
|  | LDR r2, = 0xc |  |  |  |
|  | CMP r0,r2 |  |  | ; check I2S Active |
|  | BNE i2sr_act |  |  | ; r0 $\neq r 2$, jump to i2sr_act |
|  | I2SRDMA1 | $\leftarrow$ | 0x00000001 | ;I2S DMA Ready |
|  | DMACConfiguration | $\leftarrow$ | $0 \times 00000001$ | ; Set Tx DMAC |
|  | DMACC1SrcAddr | $\leftarrow$ | 0xf8004000 |  |
|  | DMACC1DestAddr | $\leftarrow$ | I2STDAT |  |
|  | DMACC1Control | $\leftarrow$ | 0x04492008 |  |
|  | DMACC1Configuration | $\leftarrow$ | 0x00000a81 |  |
|  | I2STSLVON | $\leftarrow$ | $0 \times 00000001$ | ; I2S internal clock on |
| i2st_act |  |  |  | ; label i2st_act |
|  | I2SRST | $\rightarrow$ | r0 | ; read I2SRST register data to r0 |
|  | LDR r1, = 0xc |  |  |  |
|  | AND r0,r0,r1 |  |  |  |
|  | LDR r2, $=0 \times \mathrm{c}$ |  |  |  |
|  | CMP r0,r2 |  |  | ; check I2S Active |
|  | BNE i2st_act |  |  | ; r0 $\neq r 2$, jump to i2st_act |
|  | I2STDMA1 | $\leftarrow$ | $0 \times 00000001$ | ;I2S DMA Ready |
| finish_DMA |  |  |  | ; label |
|  | DMACCOControl | $\rightarrow$ | r0 | ; read DMACCOControl data to r0 |
|  | CMP r0,\#0x0 |  |  | ; check the End of Rx DMAC |
|  | BNE finish_DMA |  |  | ; $\mathrm{rO} \neq 0 \times 0$, jump to finish_DMA |
|  | I2STDMA1 | $\leftarrow$ | 0x00000000 | ; DMA Clear |
|  | I2SRDMA1 | $\leftarrow$ | 0x00000000 |  |
|  | I2STSLVON | $\leftarrow$ | 0x00000000 | ; internal clock off |
|  | I2SRSLVON | $\leftarrow$ | 0x00000000 |  |
| i2s_stop_t |  |  |  | ; label |
|  | I2STST | $\rightarrow$ | r0 | ; read I2STST register data to r0 |
|  | LDR r1, = 0xc |  |  |  |
|  | AND r0,r0,r1 |  |  |  |
|  | LDR r1, $=0 \times 0$ |  |  |  |
|  | CMP r0,r1 |  |  |  |
|  | BNE i2s_stop_t |  |  | ; check I2S Tx standby |
| i2s_stop_r |  |  |  | ; label |
|  | I2SRST | $\rightarrow$ | r0 | ; read I2SRST register data to r0 |
|  | LDR r1, = 0xc |  |  |  |
|  | AND r0,r0,r1 |  |  |  |
|  | LDR r1, $=0 \times 0$ |  |  |  |
|  | CMP r0,r1 |  |  | ; check I2S Rx standby |
|  | BNE i2s_stop_r |  |  | ; r0 $\neq r 1$, jump to i2st_stop_r |
|  | I2STFCLR | $\leftarrow$ | 0x00000001 | ; clear Tx FIFO |
|  | I2SFRFCLR | $\leftarrow$ | $0 \times 00000001$ | ; clear Rx FIFO |

### 3.18 SD Host Controller

### 3.18.1 Function Overview

Functions and charactrisctic of SD Host Controller are shown as follows.

1) Data transmission/reception in frame units
2) Error check: CRC7 (for commands), CRC16 (for Data)
3) Synchronous method: bit synchronous by SDCLK
4) SD Memory/IO Card Interface: COMMAND (1bit), Data (4 bits), INT (1bit)
5) Multiple port support: 1 card
6) 512 byte $\times 2$ data buffer: 256 words $\times 16$ bits $\times 2$
7) Card detect support (SDCxCD or SDCxDAT3)
8) Data write protect support
9) Detected below Status error

- SDbuffer underflow /overflow
- timeout (response, other)
- END error, CRC error, CMD error

10) Recognizes the various response frame formats through the register settings
11) The SD_CLK cycle division ratio can be set from fPCLK/2 to fPCLK/512
12) The transfer data length can be either be set from 1byte to 512byte
13) Sector counter for multiple Read/Write operation (Read: single read only)
14) Buffer status mode transfer support

Note: All control registers and Data access, are supported only 16bit-bus width.(Not support 32-bit bus access)

[^4]
### 3.19 LCD Controller (LCDC)

### 3.19.1 Overview

This LSI incorporates a color-capable LCD controller (CLCDC).
The CLCDC has the following characteristics:

Table 3.19.1 Characteristics of LCDC

| Type of LCD panel |  | TFT | STN (Dual/Single) |
| :---: | :---: | :---: | :---: |
| Displayable colors at same <br> (Palette color change available) |  | ~ 256 colors | 2,4,16,256 colors |
| Displayable colors <br> (Palette color change unavailable) |  | $\sim 16.77$ million colors | 3,375 colors |
| Bit per Pixel <br> (Data quantity per pixel) |  | 1/2/4/8/16/24 bit | 1/2/4/8/16 bit |
| Number of available horizontal pixels |  | $16 \times($ PPL +1$)$ dot : PPL values take integers of 0 to 63 only. (Note) |  |
| Number of available vertical lines |  | 4 to 1,024 (integer)* |  |
| Transfer-destination data bus width (LCD driver) |  | Max. 24 bits | 4/8 bit |
| FIFO buffer for display data receive |  | 32 bit $\times 16$ word $\times 2$ |  |
| Timing adjustment function |  | Can program the front/back porch timings of vertical/horizontal sync signals. |  |
| Display palette |  | 256 entries, 16-bit palette RAM |  |
| Data type |  | Little endian support |  |
|  | Terminals LD23 to LD0 | Data buses for LCD driver |  |
|  | LCLAC terminal | Enable data "Enable" signal | AC bias signal (frame signal) |
|  | LCLLP terminal | Horizontal sync signal | Horizontal sync pulse |
|  | LCLFP terminal | Vertical sync signal | Vertical sync pulse |
|  | LCLCP terminal | Clock for LCDD data latch (Panel clock) |  |
|  | LCLLE terminal | Line end signal | Not used basically |
|  | LCLPOWER terminal | LCD panel power control signal (Note: Not supported by this LSI) |  |

Note: In the display size, limitations occur depending on display colors and operation clocks. Refer to the chapter on
"Cautions" for details. As the standard, it is reference as follows.

| LCD type | Displayable Maximum dot number |
| :---: | :---: |
| TFT 24bit Color | Approximately 175000dot (around 480×320) |
| TFT 16bit Color | Approximately 350000dot (around 640×480) |
| TFT 8bit Color | Approximately 500000dot (around 800×600) |
| TFT 4bit Color | No particular limitations |
| TFT 2bit Color | No particular limitations |
| STN 15bit Color | Approximately 350000dot (around 640×480) |
| STN 8bit Color | Approximately 700000dot (around $960 \times 640$ ) |
| STN 4bit Color | No particular limitations |
| STN 2bit Color | No particular limitations |
| STN 1bit Color(Monochrome) | No particular limitations |

### 3.19.2 Function

Figure 3.19 .1 shows the schematic block diagram of the CLCDC.


Figure 3.19.1 LCDC Block Diagram

The description of each block is shown in the next and following pages:

### 3.19.2.1 DMA FIFO and Related Control Logics

The FIFO's input port is connected to the interface; and the output port is connected to the pixel serializer.

In order to match the single/dual panel LCD types, display data read from the display RAM is buffered into the two DMA FIFOs that can control the data individually.

32 words of FIFO can be used. By the WATERMARK register setting, the FIFO requests data at the point when free space of 4 words or more, or 8 words or more occurs.

If LCD data is output with the FIFO empty, an underflow condition results, which asserts an interrupt signal.

### 3.19.2.2 Pixel Serializer

This block reads LCD data of 32 -bit width from the DMA FIFO's output port and converts it into $24^{-}, 16^{-}, 8^{-}, 4^{-}, 2^{-}$, or $1^{-b i t}$ data according to the operation mode.

In the dual panel mode, data is divided into the higher DMA FIFO (16 words) and the lower DMA FIFO ( 16 words) and read alternately.

Data converted into a suitable size is used as color/gray level values in the palette RAM or output directly without bypassing the palette.

Table 3.19.2 LBLP: DMA FIFO output bits 31 to 16

| bpp | DMA FIFO output bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 1 | P31 | P30 | P29 | P28 | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | P19 | P18 | P17 | P16 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | P15 |  | P14 |  | P13 |  | P12 |  | P11 |  | P10 |  | P9 |  | P8 |  |
|  | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 4 | P7 |  |  |  | P6 |  |  |  | P5 |  |  |  | P4 |  |  |  |
|  | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 |
| 8 | P3 |  |  |  |  |  |  |  | P2 |  |  |  |  |  |  |  |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 16 | P1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 24 | P0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | - | - | - | - | - | - | - | - | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |

Table3.19.3 LBLP: DMA FIFO output bits 15 to 0

| bpp | DMA FIFO output bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | P7 |  | P6 |  | P5 |  | P4 |  | P3 |  | P2 |  | P1 |  | PO |  |
|  | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 4 | P3 |  |  |  | P2 |  |  |  | P1 |  |  |  | P0 |  |  |  |
|  | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 |
| 8 | P1 |  |  |  |  |  |  |  | PO |  |  |  |  |  |  |  |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 16 | P0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 24 | P0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

### 3.19.2.3 RAM Palette

A palette of 16 bits $\times 256$ entries is incorporated.


Figure 3.19.2 Palette RAM

Pixel data is replaced into data of in-palette 16 bits and then output.
(Original Display Data is processed as palette addresses, and then this data that into address as Replaced Display data is outputted. Moreover, if it is $16 / 24 \mathrm{bpp}$, Original Display Data is outputted as Replaced Display data)

One word ( 32 bits) of palette RAM data equals to two pixels of data. Therefore, the lowest-order bit of pixel data is used to select either the higher 16 bits or lower 16 bits of the palette RAM.

Example) If $0 x 00$ pixel data is input in 8 bpp , the data is replaced into the lower 16 -bit data for an address of $0 x F 420 \_0200$.
If 0 xFF pixel data is input in 8 bpp , the data is replaced into the higher 16 -bit data for an address of $0 x$ F420_03FC.

A palette structured with $\mathrm{R}: 5$ bits, $\mathrm{G}: 5$ bits, and $\mathrm{B}: 5$ bits is structured with a dual port RAM of $128 \times 32$ bits. Therefore, pixel data of two-pixel can be written in 1 word.

LCD Palette

|  |  |  |  | Address $=\left(0 \times F 420 \_0000\right)+((0 x 0200)$ | to (0x03FC) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |  |
| [31] | I | R/W | OyO | Brightness/unused |  |
| [30:26] | B[4:0] | R/W | 0y00000 | Blue palette data setting |  |
| [25:21] | G[4:0] | R/W | 0y00000 | Green palette data setting |  |
| [20:16] | $\mathrm{R}[4: 0]$ | - | 0y00000 | Red palette data |  |
| [15] | I | R/W | Oy0 | Brightness/unused |  |
| [14:10] | $\mathrm{B}[4: 0]$ | R/W | 0y00000 | Blue palette data setting |  |
| [9:5] | $\mathrm{G}[4: 0]$ | R/W | 0y00000 | Green palette data setting |  |
| [4:0] | $\mathrm{R}[4: 0]$ | R/W | 0y00000 | Red palette data |  |

In the monochrome STN mode (include Gray display), only red palette $R$ [4:1] is used (bit0 not used).

In the STN color mode, red, green, and blue bits [4:1] are used (bit0 not used). To support the BGR data system, this red and blue pixel data can be swapped using the control register bit.

In the 16 / 24 bpp TFT mode, palettes are bypassed so that the pixel serializer's output can be directly used as TFT panel data.

A RAM palette supports 256 entries x 16 bits at maximum. Therefore, TFT and color STN palettes can support up to 8-bpp data.

Note: The LCD data process accelerator (LCDDA) contained in this microcontroller only supports 64 K ( 16 bpp ) or $16 \mathrm{M}(24 \mathrm{bpp})$ colors. Therefore, the LCDDA does not allow the use of the palette or the swap function.

### 3.19.2.4 Gray Scaler

The gray algorithm supports monochrome display 15 gray scale levels.
For STN color display, three color components (red, green, and blue) are processed for gray scale level concurrently, allowing $3,375(15 \times 15 \times 15)$ colors to be usable.

### 3.19.2.5 Higher-/Lower-Order Panel Formatter

Divides higher and lower pixel data for using Dual Panel.
RGB pixel data is shifted in to each of the unique registers per bit and concurrently to be configured in proper bit positions.

### 3.19.2.6 Panel Clock Generator

Can set the frequency division rate of data transfer clock (LCLCP signal) used in the internal clock (HCLK) and LCDC. The LCLCP signal can be programmed in the range of HCLK/2 to HCLK/1025 according to the data rate of the LCD panel.


### 3.19.2.7 Timing Controller

The main function of the timing controller block is to adjust horizontal/vertical timings.

### 3.19.2.8 Creating Interrupts

The CLCDC generates four types of interrupts that are maskable individually and one type of joint interrupt.

### 3.19.3 Description of Registers

The following lists the SFRs:

Table3.19.4 List of registers
base address $=0 \times F 420 \_0000$

| Register <br> Name | Address <br> (base+ |  |
| :--- | :--- | :--- |
| LCDTiming0 | $0 \times 000$ | Horizontal Axis Panel Control Register |
| LCDTiming1 | $0 \times 004$ | Vertical Axis Panel Control Register |
| LCDTiming2 | $0 \times 008$ | Clock and Signal Polarity Control Register |
| LCDTiming3 | $0 \times 00 \mathrm{C}$ | Line End Control Register |
| LCDUPBASE | $0 \times 010$ | Upper Panel Frame Base Address Register |
| LCDLPBASE | $0 \times 014$ | Lower Panel Frame Base Address Register |
| LCDIMSC | $0 \times 018$ | Interrupt Mask Set/lear Register |
| LCDControl | $0 \times 01 C$ | LCDC Control Register |
| LCDRIS | $0 \times 020$ | Raw Interrupt Statas Register |
| LCDMIS | $0 \times 024$ | Masked Interrupt Status Register |
| LCDICR | $0 \times 028$ | Interrupt Clear Register |
| LCDUPCURR | $0 \times 02 C$ | Upper Panel Current Address Value Registers |
| LCDLPCURR | $0 \times 030$ | Lower Panel Current Address Value Registers |
| LCDPalette | $0 \times 200$ to 0x3FC | Color Palette Register |

Base address = 0xF00B_0000

| Register <br> Name | Address <br> (base + ) | Description |  |
| :--- | :---: | :--- | :---: |
| STN64CR | $0 \times 0000$ | LCDC Option Control Register |  |

1. LCDTiming0 (Horizontal Axis Panel Control Register)

LCDTiming0 is the register to control the following:

- Horizontal sync pulse width (HSW)
- Horizontal front porch (HFP) period
- Horizontal back porch (HBP) period
- Number of pixels per line (PPL)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:24] | HBP | R/W | 0x00 | Value set for horizontal back porch width (Setting value +1 ) $0 \times 00$ to 0xFF |
| [23:16] | HFP | R/W | 0x00 | Value set for horizontal front porch width (Setting value +1 ) $0 \times 00$ to 0xFF |
| [15:8] | HSW | R/W | 0x00 | Horizontal sync pulse width (Setting value +1 ) $0 \times 00$ to 0xFF |
| [7:2] | PPL | R/W | 0y000000 | Value set for pixels per line ((Setting value +1$) \times 16$ ) Oy000000 to 0y111111 |
| [1:0] | Reserved | - | Undefined | Read as undefined. Write as zero. |

[Description]
a. <HBP>

Horizontal back porch refers to the number of LCLCP cycles from the LCLLP rising (or falling) edge to the active data start.
The actual period counted is the value set in this field incremented by one. Therefore, a delay of 1 to 256 LCLCP cycles can be inserted.
b. $<\mathrm{HFP}>$

Horizontal front porch refers to the number of LCLCP cycles from the active data end to the LCLLP falling (or rising) edge.
The actual period counted is the value set in this field incremented by one. Therefore, a delay of 1 to 256 LCLCP cycles can be inserted.
c. <HSW>

Horizontal sync pulse width refers to the active pulse width of LCLLP.
The actual period counted is the value set in this field incremented by one. Therefore, a delay of 1 to 256 LCLCP cycles can be inserted.
d. <PPL>

The PPL field is used to specify the number of pixels per line.
The actual pixel count is calculated by the formula " $(\mathrm{PPL}$ value +1$) \times 16$ ". Therefore, 16 to 1024 pixels can be specified.

- Limitations on horizontal timing

There is a restriction on the operation mode used.

$$
\text { minimum values are } \mathrm{HSW}=2, \mathrm{HBP}=2 .
$$

STN single panel mode:

- $\mathrm{HSW}=3$
- $\mathrm{HBP}=5$
- $\mathrm{HFP}=5$
- Panel clock divisor $(\mathrm{PCD})=1(\mathrm{HCLK} / 3)$

STN Dual panel mode:

- $\mathrm{HSW}=3$
- $\mathrm{HBP}=5$
- $\mathrm{HFP}=5$
- $\mathrm{PCD}=5(\mathrm{HCLK} / 7)$

Depending on usage conditions, setting enough time before the start point of line (example: HSW $=6, \mathrm{HBP}=10$ ) prevents data from being corrupted even when $\mathrm{PCD}=4$ (minimum value).

The figure below shows an example of operation mode settings (LCDTiming2<IHS $>=1$, LCDTiming2<IPC> = 0, LCDTiming2<IOE> = 0):


Figure 3.19.3 Basic operation of horizontal control
Note: For CPL, divide PPL by 1 (TFT), 4 or 8 (monochrome STN), or ( $2+2 / 3$ ) (color STN) to set the division value.

## 2. LCDTiming1 (Vertical Axis Panel Control Register)

LCDTiming1 is the register to control the following:

- Number of lines per panel (LPP)
- Vertical sync pulse width (VSW)
- Vertical front porch (VFP) period
- Vertical back porch (VBP) period


## [Description]

a. <VBP>

Vertical back porch refers to the number of non-active lines at the start of each frame after the vertical sync signal. This 8 -bit VBP field is used to specify the number of line clocks inserted at the start point of each frame. VBP generates 0 to 255 line clock cycles.
b. <VFP>

Vertical front porch refers to the number of non-active lines at the end of each frame before the vertical sync signal. For STN displays, setting a value other than 0 reduces contrast. VFP generates 0 to 255 line clock cycles.
c. <VSW>

Vertical sync pulse width refers to the number of horizontal sync lines. For STN displays, a small value (such as 0 ) must be programmed. Setting a greater value results in lower contrast.
d. $<\mathrm{LPP}>$

The LPP field specifies the number of active lines per LCD panel.
The actual value counted is the value set in this field incremented by one. Therefore, 1 to 1024 lines can be specified.

For dual-panel displays, this field should be programmed for the upper panel and the lower panel individually.

The figure below shows the operation mode setting (LCDTiming2<IVS> $=1$, LCDTiming $2<$ IHS $>=0$ ) as an example:


Figure 3.19.4 Basic operation of Vertical control
3. LCDTiming2 (Clock and Signal Polarity Control Register)

LCDTiming2 is the read/write register to control the CLCDC timing.

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:27] | PCD_HI | R/W | $0 y 00000$ | Value set for the higher 5 bits of panel clock frequency division $0 y 00000$ to $0 y 11111$ |
| [26] | Reserved | R/W | OyO | Read as undefined. Write as zero. |
| [25:16] | CPL | R/W | 0y0000000000 | Number of clocks per line 0y0000000000 to 0y1111111111 |
| [15] | - | - | Undefined | Read as undefined. Write as zero. |
| [14] | IOE | R/W | OyO | Data enable signal invert setting (Note1) OyO: LCLAC output " H " active in TFT mode <br> Oy1: LCLAC output "L" active in TFT mode |
| [13] | IPC | R/W | OyO | Panel clock signal edge selection OyO: LCLCP rising edge 0y1: LCLCP falling edge |
| [12] | IHS | R/W | Oy0 | Horizontal synchronization signal Invert setting OyO: LCLLP pin "H" active <br> $0 y 1$ : LCLLP pin "L" active |
| [11] | IVS | R/W | Oy0 | Vertical synchronization signal Invert setting OyO: LCLFP pin "H" active <br> 0y1: LCLFP pin "L" active |
| [10:6] | ACB | R/W | $0 y 00000$ | Bias invert frequency (Setting + 1) (Note2) $0 y 00000$ to $0 y 11111$ |
| [5] | Reserved | - | Undefined | Read as undefined. Write as zero. |
| [4:0] | PCD_LO | R/W | $0 y 00000$ | Value set for the lower 5 bits of panel clock frequency division |

Note1: This bit is usable TFT mode only.
Note2: This bit is usable STN mode only.
[Description]
a. <PCD_HI>

The PCD_HI field is used to generate the LCD panel clock frequency by dividing the HCLK frequency. A 10-bit divisor can be specified by combining PCD_HI (upper 5 bits) and PCD_LO (lower 5 bits). LCLCP = HCLK/ (PCD + 2).
b. $<\mathrm{CPL}>$

The CPL field specifies the actual number of LCLCP clocks per line in the LCD panel. This value is obtained by dividing the number of pixels per line by $1,4,8$ or $8 / 3$, and then subtracting one from the quotient. To allow the LCD controller to function properly, this field needs to be programmed properly in addition to PLL.

| Panel Type |  | Bus Width | CPL Calculation Formula |
| :---: | :---: | :---: | :---: |
| TFT |  | - | $\mathrm{CPL}=\left[\frac{(\text { Number of pixels per line })}{1}\right)-1$ |
| STN | Monochrome | 4 | $C P L=[($ Number of pixels per line $)$ ) 4 ) 1 |
|  |  | 8 | $\mathrm{CPL}=\left(\frac{(\text { Number of pixels per line })}{8}\right)-1$ |
|  | Color | 8 | $\mathrm{CPL}=\left(\begin{array}{c} (\text { (Number of pixels per line) }) \\ \frac{8}{3} \end{array}-1\right.$ <br> Note: Round up all digits to the right of the decimal point. |

c. $<\mathrm{IOE}>$

The IOE bit specifies the polarity of the data enable signal.
The data enable signal is output on the LCLAC pin to notify the LCD panel when valid display data is available. It can be used only for TFT displays.
d. <IPC>

This bit set the panel clock edge.
e. <IHS>

This bit set the polarity of Horizontal sync signal.
f. <IVS>

This bit set the polarity of Vertical sync signal.
g. <ACB>

The ACB field specifies the bias inversion period. For STN displays, the bias polarity needs to be inverted periodically to prevent degradation in the LCD due to the accumulation of DC electrical charge. The bias inversion period, which is specified in lines, is the value set in this field incremented by one. Therefore, it can be set to 1 to 32 lines. This field can be used only for STN displays.
h. <PCD_LO>

The lower 5 bits of the value set for panel clock frequency division setting (10 bits)

Note: There are limitations on the minimum values usable for the panel clock divider in the STN mode.

- Single panel color mode: $\mathrm{PCD}=1(\mathrm{LCLCP}=\mathrm{HCLK} / 3)$
- Dual panel color mode: $\mathrm{PCD}=4$ (LCLCP $=\mathrm{HCLK} / 6)$
- Single panel monochrome 4-bit interface mode: $\mathrm{PCD}=2($ LCLCP $=\mathrm{HCLK} / 4)$
- Dual panel monochrome 4-bit interface mode: PCD $=6$ (LCLCP = HCLK/8)
- Single panel monochrome 8 -bit interface mode: $\mathrm{PCD}=6($ LCLCP $=$ HCLK/8)
- Dual panel monochrome 8-bit interface mode: PCD = 14 (LCLCP = HCLK/16)

4. LCDTiming3 (Line End Control Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <LEE>

After this signal is enabled, CLLE outputs a positive pulse of 4-HCLK period after the end of each line.

If the line end signal is disabled, this signal is held at "L" at all times.
b. <LED>

Sets the delay value for CLLE output.
5. LCDUPBASE (Upper Panel Frame Base Address Register)

This is the color LCD DMA base address register.

Address $=\left(0 x F 420 \_0000\right)+(0 \times 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | LCDUPBASE | R/W | $0 \times 00000000$ | Register to set color LCD DMA base addresses. <br> 0x00000000 to 0x3FFFFFFF |
| $[1: 0]$ | - | - | Undefined | Read as undefined. Write as zero. |

6. LCDLPBASE (Lower Panel Frame Base Address Register)

Address $=\left(0 x F 420 \_0000\right)+(0 \times 0014)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | LCDLPBASE | R/W | $0 \times 00000000$ | Register to set color LCD DMA base addresses. <br> 0x00000000 to 0x3FFFFFFF |
| $[1: 0]$ | - | - | Undefined | Read as undefined. Write as zero. |

LCDUPBASE and LCDLPBASE set the first address of display RAM.

LCDUPBASE is used for the following:

- TFT display
- Single panel STN display
- Higher-order panel of dual panel STN display

LCDLPBASE is used for the lower-order panel of dual panel STN display.

Programmers need to setting LCDUPBASE (and LCDLPBASE of dual panel) before enabling CLCDC.

Each address setting set to the full-address of 32-bit ([31:0]). However, its lower 2-bit are ignored, it is set as word unit (4-byte)setting.
7. LCDIMSC (Interrupt Mask Set/Clear Register)

Address $=\left(0 x F 420 \_0000\right)+(0 \times 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 5]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[4]$ | MBERRINTRENB | R/W | Oy0 | AHB master error interrupt enable <br> Oy0: Disable <br> Oy1: Enable |
| $[3]$ | VCOMPINTRENB | R/W | Oy0 | Vertical sync. interrupt enable <br> Oy0: Disable <br> Oy1: Enable |
| $[2]$ | LNBUINTRENB | R/W | Oy0 | Next base address update interrupt enable <br> Oy0: Disable <br> Oy1: Enable |
| $[1]$ | FUFINTRENB | R/W | Oy0 | FIFO underflow interrupt enable <br> Oy0: Disable <br> Oy1: Enable |
| $[0]$ | - | - | Undefined | Read as undefined. Write as zero. |

LCDIMSC is the interrupt enable register. Setting the bits in this register passes the corresponding values in the original interrupt LCDRIS bit to the LCDMIS register.
8. LCDControl (LCDC Control Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:17] | - | - | Undefined | Read as undefined. Write as zero. |
| [16] | WATERMARK | R/W | OyO | LCD DMA FIFO watermark level <br> Oy0:Requests DMA when space of 4 words or more occurs in either of the two FIFOs. <br> 0y1:Requests DMA when space of 8 words or more occurs in either of the two FIFOs. |
| [15:14] | - | - | Undefined | Read as undefined. Write as zero. |
| [13:12] | LcdVComp | R/W | Oy00 | Interrupt occurrence timing 0y00: At vertical sync start 0y01: At back porch start 0y10: At display data start $0 y 11$ : At front porch start |
| [11] | Reserved | R/W | Oy0 | Write as 1. |
| [10] | Reserved | R/W | OyO | Write as 0 . |
| [9] | Reserved | R/W | Oy0 | Write as 0 . |
| [8] | BGR | R/W | OyO | BGR system selected RGB <br> OyO: RGB normal output <br> 0y1: BGR red/blue swap |
| [7] | LcdDual | R/W | OyO | STN panel select OyO: Single panel LCD <br> 0y1: Dual panel LCD |
| [6] | LcdMono8 | R/W | OyO | Selects the monochrome STN LCD parallel bit. Oy0: 4-bit interface for monochrome LCD 0y1: 8-bit interface for monochrome LCD |
| [5] | LcdTFT | R/W | OyO | Selects the panel used for LCD. <br> OyO: STN panel <br> 0y1: TFT panel |
| [4] | LcdBW | R/W | OyO | Selects monochrome or color for STN LCD. <br> 0y0: Color <br> 0y1: Monochrome |
| [3:1] | LcdBpp | R/W | Oy000 | Number of LCD bits per pixel: <br> Oy000 = 1 bpp <br> $0 y 001=2 \mathrm{bpp}$ <br> 0y010 = 4 bpp <br> $0 y 011=8 \mathrm{bpp}$ <br> $0 y 100=16 \mathrm{bpp}$ <br> 0y101 = 24 bpp (TFT panel only) <br> $0 y 110=$ Reserved <br> $0 y 111=$ Reserved |
| [0] | LcdEn | R/W | OyO | LCD controller enable: <br> Oy0: Disable <br> 0y1: Enable |

[Description]
a. <WATERMARK>

LCD DMA FIFO watermark level
0y0: Requests DMA when space of 4 words or more occurs in either of the two FIFOs.
$0 y 1$ : Requests DMA when space of 8 words or more occurs in either of the two FIFOs.
b. <LcdVComp>

0y00: At vertical sync start
0y01: At back porch start
0y10: At display data start
$0 y 11$ : At front porch start

Following timing chart shows interrupt generation timing .

c. <BGR>

BGR system selected RGB
0y0: RGB normal output
$0 y 1$ : BGR red/blue swap
d. <LcdDual>

STN panel select
0y0: Single panel LCD
0y1: Dual panel LCD
e. <LcdMono8>

This shows that monochrome LCD uses the 8 -bit interface. This bit controls which of 4 -bit or 8-bit parallel interface is used for monochrome STN LCD. In other modes, 0 needs to be programmed.
f. <Lcd TFT>
$0 \mathrm{y} 0=$ Shows that LCD is STN display using the gray scaler.
$0 y 1=$ Shows that LCD is TFT using no gray scaler.
g. <LcdBW>

This shows that STN LCD is monochrome (black and white).
$0 \mathrm{y} 0=$ Shows that STN LCD is color.
$0 y 1=$ Shows that STN LCD is monochrome.
This bit has no meaning in the TFT mode.
h. <Lcd Bpp>

This bit set the Number of LCD bits per pixel.
$0 y 000=1 \mathrm{bpp}$
$0 y 001=2 \mathrm{bpp}$
$0 \mathrm{y} 010=4 \mathrm{bpp}$
$0 y 011=8$ bpp
$0 y 100=16 \mathrm{bpp}$
$0 y 101=24 \mathrm{bpp}$ (TFT panel only)
0y110 = Reserved
$0 y 111=$ Reserved
i. <LcdEn>

This bit set operation of the LCD controller.
$0 \mathrm{y} 0=$ Stop
The LCD signals LCLLP, LCLCP, LCLFP, LCLAC, and LCLLE are disabled
(Fixed to "L").
$0 \mathrm{y} 1=$ Operate
The LCD signals LCLLP, LCLCP, LCLFP, LCLAC, and LCLLE are enabled (active).
Note1: After each regsiter of LCDC have been completely prepared, set <LcdEn> to 1.
Note2: If you set to the stop state (set to 0), LCD signals (LCLLP, LCLCP, LCLFP, LCLAC and LCLLE) are always fixed to "L". Please note the signal set by negative-true logic.
9. LCDRIS (Raw Interrupt Status Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:5] | - | - | Undefined | Read undefined. Write as zero. |
| [4] | MBERROR | RO | Oy0 | Request for AMBA AHB master bus error interrupt OyO: No <br> 0y1: Yes |
| [3] | Vcomp | RO | Oy0 | Request for vertical sync. interrupt OyO: No <br> 0y1: Yes |
| [2] | LNBU | RO | Oy0 | Request for LCD next address base update interrupt OyO: No <br> 0y1: Yes |
| [1] | FUF | RO | Oy0 | Request for FIFO underflow interrupt OyO: No <br> 0y1: Yes |
| [0] | - | - | Undefined | Read as undefined. |

[Description]
a. <MBERROR >

AMBA AHB master bus error status. This is set if the AMBA AHB master detects a bus error response from a slave.
b. <Vcomp>

Vertical sync. This is set if any one of the four vertical areas selected from the LCDControl [13:12] register reaches the timing.
c. <LNBU>

LCD next address base update. This depends on the mode and is set when the current base address register is updated by the net address register properly.
d. <FUF>

FIFO underflow. This is set if either higher- or lower-order DMA FIFO is read and accessed when it is empty, which is the condition of triggering the underflow condition.

## 10. LCDMIS (Masked Interrupt Status Register)

LCDMIS is a read-only register. This register serves as the logical AND for each bit of the LCDRIS register and the LCDIMSC (Enable) register. The logical ORs of all interrupts are given to the system interrupt controller.

| Address $=\left(0 \times F 420 \_0000\right)+(0 \times 0024)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:5] | - | - | Undefined | Read as undefined. Write as zero. |
| [4] | MBERRORINTR | RO | OyO | AMBA AHB master bus error status bit <br> OyO: Clear <br> $0 y 1$ : Interrupt requested |
| [3] | VCOMPINTR | RO | Oy0 | Vertical sync. interrupt status bit Oy0: Clear <br> 0y1: Interrupt requested |
| [2] | LNBUINTR | RO | OyO | LCD next address base update status bit Oy0: Clear <br> 0y1: Interrupt requested |
| [1] | FUFINTR | RO | Oy0 | FIFO underflow status bit <br> OyO: Clear <br> 0y1: Interrupt requested |
| [0] | - | - | Undefined | Read as undefined. |

11. LCDICR (Interrupt Clear Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:5] | - | - | Undefined | Read undefined. Write as zero. |
| [4] | Clear MBERROR | wo | OyO | Clears AMBA AHB master bus error interrupt request flags OyO: No change <br> Oy1: Clear |
| [3] | Clear Vcomp | wo | Oy0 | Clears vertical sync. interrupt request flags. OyO: No change 0y1: Clear |
| [2] | Clear LNBU | wo | Oy0 | Clears LCD next address base update interrupt request flags. OyO: No change <br> 0y1: Clear |
| [1] | Clear FUF | wo | Oy0 | Clears FIFO underflow interrupt request flags. Oy0: No change <br> 0y1: Clear |
| [0] | - | - | Undefined | Read undefined. Write as zero. |

12. LCDUPCURR (Upper Panel Current Address Value Registers)

| Address $=\left(0 x F 420 \_0000\right)+(0 \times 002 \mathrm{C})$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |  |  |  |
| $[31: 0]$ | LCDUPCURR | RO | $0 \times 00000000$ | Approximate values of higher-order panel data DMA addresses |  |  |  |

13. LCDLPCURR (Lower Panel Current Address Value Registers)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description $=\left(0 \times F 420 \_0000\right)+(0 \times 0030)$ |
| :--- | :---: | :--- | :--- | :--- |
| $[31: 0]$ | LCDLPCURR | RO | $0 \times 00000000$ | Approximate values of lower-order panel data DMA addresses |

The LCDUPCURR register and the LCDLPCURR register retain the approximate values of higher- and lower-order panel data DMA addresses during read. These registers can change all the time. Be careful when using them.

## 14. LCDPalette (Color Palette Register)

One word ( 32 bits) of palette RAM data equals to two pixels of data. Therefore, the lowest-order bit of pixel data is used to select either the higher 16 bits or lower 16 bits of the palette RAM.

A palette structured with $\mathrm{R}: 5$ bits, G:5 bits, B:5 bits, and brightness bits is structured with a dual port RAM of $128 \times 32$ bits. Therefore, two-pixel entry into the palette can be written in 1 word.

In the TFT mode, all palette data is used; in the monochrome STN mode, only red palette R [4:1] is used (bit0 not used); in the STN color mode, red, green, and blue [4:1] are used (bit0 not used).

To support the BGR data system, this red and blue pixel data can be swapped using the control register bit.

In the 16 / 24 bpp TFT mode, palettes are bypassed so that the pixel serializer's output can be directly used as TFT panel data.

A RAM palette supports 256 entries x 16 bits at maximum. Therefore, TFT and color STN palettes can support up to 8-bpp data.

| Address $=\left(0 \times F 420 \_0000\right)+((0 \times 0200)$ to (0x03FC) $)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31] | 1 | R/W | Oyo | Brightness/unused |
| [30:26] | B[4:0] | R/W | $0 y 00000$ | Blue palette data setting |
| [25:21] | G[4:0] | R/W | $0 y 00000$ | Green palette data setting |
| [20:16] | R [4:0] | R/W | $0 y 00000$ | Red palette data setting |
| [15] | I | R/W | Oyo | Brightness/unused |
| [14:10] | B[4:0] | R/W | $0 y 00000$ | Blue palette data setting |
| [9:5] | G[4:0] | R/W | $0 y 00000$ | Green palette data setting |
| [4:0] | R[4:0] | R/W | $0 y 00000$ | Red palette data setting |

## [Description]

a. $\langle\mathrm{I}\rangle$

Brightness bit. Using as the LSB of R, B, and B inputs to 6:6:6 TFT display, this bit can set two ways of brightness in each color. Doubling the number of colors, the data becomes 64 K.
b. $<\mathrm{B}>$

Blue palette data.
c. $<\mathrm{G}>$

Green palette data.
d. $<\mathrm{R}>$

For STN display, only four MSB bits (bit 4:1) are used. For monochrome display, only red palette data is used. All palette registers are arranged with the same bits.

### 3.19.3.1 Multiplexing LCD Panel Signals

While LCLLP, LCLAC, LCLFP, LCLCP, and LCLLE are common, the LCLD [23:0] bus has the eight operation modes supporting the following:

- TFT 24 -bit interface
- TFT 16-bit interface
- Color STN single panel
- Color STN dual panel
- 4-bit monochrome STN single panel
- 4-bit monochrome STN dual panel
- 8 -bit monochrome STN single panel
- 8-bit monochrome STN dual panel

Note:
CUSTN = Color STN dual higher-order panel data signal / Color STN single panel data signal
CLSTN = Color STN dual lower-order panel data signal
MUSTN = Monochrome STN dual higher-order panel data signal / Monochrome STN single panel data signal MLSTN $=$ Monochrome STN dual lower-order panel data signal

Table 3.19.5 LCD TFT panel signal multiplexing [TFT 24bit Interface]

| External pin | Color bit allocation | Pallet \& RGB-BGR conversion | VRAM bit allocation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 32bit bus RAM |  | 16bit bus RAM |  |
|  |  |  | Address | Data bit | Address | Data bit |
| - | - | Color Pallet Bypass <br> RGB-BGR Support | n | D31 (dummy) | n+2 | D15 (dummy) |
| - | - |  |  | D30 (dummy) |  | D14 (dummy) |
| - | - |  |  | D29 (dummy) |  | D13 (dummy) |
| - | - |  |  | D28 (dummy) |  | D12 (dummy) |
| - | - |  |  | D27 (dummy) |  | D11 (dummy) |
| - | - |  |  | D26 (dummy) |  | D10 (dummy) |
| - | - |  |  | D25 (dummy) |  | D9 (dummy) |
| - | - |  |  | D24 (dummy) |  | D8 (dummy) |
| CLD[23] | BLUE[7] |  |  | D23 |  | D7 |
| CLD[22] | BLUE[6] |  |  | D22 |  | D6 |
| CLD[21] | BLUE[5] |  |  | D21 |  | D5 |
| CLD[20] | BLUE[4] |  |  | D20 |  | D4 |
| CLD[19] | BLUE[3] |  |  | D19 |  | D3 |
| CLD[18\} | BLUE[2] |  |  | D18 |  | D2 |
| CLD[17] | BLUE[1] |  |  | D17 |  | D1 |
| CLD[16] | BLUE[0] |  |  | D16 |  | D0 |
| CLD[15] | GREEN[7] |  |  | D15 | n | D15 |
| CLD[14] | GREEN[6] |  |  | D14 |  | D14 |
| CLD[13] | GREEN[5] |  |  | D13 |  | D13 |
| CLD[12] | GREEN[4] |  |  | D12 |  | D12 |
| CLD[11] | GREEN[3] |  |  | D11 |  | D11 |
| CLD[10] | GREEN[2] |  |  | D10 |  | D10 |
| CLD[9] | GREEN[1] |  |  | D9 |  | D9 |
| CLD[8] | GREEN[0] |  |  | D8 |  | D8 |
| CLD[7] | RED[7] |  |  | D7 |  | D7 |
| CLD[6] | RED[6] |  |  | D6 |  | D6 |
| CLD[5] | RED[5] |  |  | D5 |  | D5 |
| CLD[4] | RED[4] |  |  | D4 |  | D4 |
| CLD[3] | RED[3] |  |  | D3 |  | D3 |
| CLD[2] | RED[2] |  |  | D2 |  | D2 |
| CLD[1] | RED[1] |  |  | D1 |  | D1 |
| CLD[0] | RED[0] |  |  | D0 |  | D0 |

Table3.19.6 LCD TFT panel signal multiplexing [TFT 16bit Interface]


Note: In the case of using 16bitTFT, Intensity bit can't be used. And the swap of RGB and BGR isn't supported.

Table3.19.7 LCD STN panel signal multiplexing

| External pin | Color <br> STN <br> single <br> panel | Color <br> STN <br> dual <br> panel | 4-bit mono STN single panel | 4-bit mono STN dual panel | 8-bit mono <br> STN single panel | 8-bit mono STN dual panel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLD[23] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[22] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[21] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[20] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[19] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[18\} | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[17] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[16] | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| CLD[15] | Reserved | CLSTN[7] | Reserved | Reserved | Reserved | MLSTN[7] |
| CLD[14] | Reserved | CLSTN[6] | Reserved | Reserved | Reserved | MLSTN[6] |
| CLD[13] | Reserved | CLSTN[5] | Reserved | Reserved | Reserved | MLSTN[5] |
| CLD[12] | Reserved | CLSTN[4] | Reserved | Reserved | Reserved | MLSTN[4] |
| CLD[11] | Reserved | CLSTN[3] | Reserved | MLSTN[0] | Reserved | MLSTN[3] |
| CLD[10] | Reserved | CLSTN[2] | Reserved | MLSTN[1] | Reserved | MLSTN[2] |
| CLD[9] | Reserved | CLSTN[1] | Reserved | MLSTN[2] | Reserved | MLSTN[1] |
| CLD[8] | Reserved | CLSTN[0] | Reserved | MLSTN[3] | Reserved | MLSTN[0] |
| CLD[7] | CUSTN[7] | CUSTN[7] | Reserved | Reserved | MUSTN[7] | MUSTN[7] |
| CLD[6] | CUSTN[6] | CUSTN[6] | Reserved | Reserved | MUSTN[6] | MUSTN[6] |
| CLD[5] | CUSTN[5] | CUSTN[5] | Reserved | Reserved | MUSTN[5] | MUSTN[5] |
| CLD[4] | CUSTN[4] | CUSTN[4] | Reserved | Reserved | MUSTN[4] | MUSTN[4] |
| CLD[3] | CUSTN[3] | CUSTN[3] | MUSTN[3] | MUSTN[3] | MUSTN[3] | MUSTN[3] |
| CLD[2] | CUSTN[2] | CUSTN[2] | MUSTN[2] | MUSTN[2] | MUSTN[2] | MUSTN[2] |
| CLD[1] | CUSTN[1] | CUSTN[1] | MUSTN[1] | MUSTN[1] | MUSTN[1] | MUSTN[1] |
| CLD[0] | CUSTN[0] | CUSTN[0] | MUSTN[0] | MUSTN[0] | MUSTN[0] | MUSTN[0] |

### 3.19.4 LCD Controller Option Function (LCDCOP)

The LCD controller contained in this LSI supports 64-level grayscale LCD display as an optional feature.

Table 3.19.8 LCDC Optional Feature

|  | Type of LCD panel | STN (Dual/Single) |
| :---: | :---: | :---: |
| Number of colors displayable simultaneously |  | 64-level grayscale |
| Number of available horizontal lines |  | Max : 640 |
| Number of available vertical lines |  | Max : 480 |
| Data bus width of transfer destination (LCD driver) |  | 4/8 bits |
| Input data |  | LCDC output data in TFT 24-bit mode |
| Data type |  | Little-endian supported |
| n0.00000000 | LD[ 7 :0] / LD[3:0] pins | Data bus dedicated to the LCD driver |
|  | LCLAC pin | AC bias signal (frame signal) |
|  | LCLLP pin | Horizontal sync pulse |
|  | LCLFP pin | Vertical sync pulse |
|  | LCLCP pin | Clock for LCDD data latch (panel clock) |
|  | LCLLE pin | Not used basically |

To support STN 64-level grayscale mode, VRAM uses the following format. And the external 4-bit and 8-bit LD data buses are supported.


### 3.19.4.1 Block Diagrams

Figure 3.19 .5 shows the schematic block diagram of the LCDC and LCDCOP.


APB Bus

Figure 3.19.5 LCDCOP Block Diagram

### 3.19.4.2 Description of Registers

The following lists the registers:

| Register <br> Name | Address <br> (base+ $)$ | Description | Base address = 0xF00B_0000 |
| :---: | :---: | :--- | :--- |
| STN64CR | $0 \times 0000$ | LCDC Option Control Register |  |

1. STN64CR (LCDC Option Control Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | NoSpikeMode | R/W | OyO | Delete noise of CLCP of LCDC <br> OyO: invalid <br> 0y1: valid |
| [6] | Reserved | R/W | Oy0 | Read as undefined. Write as zero. |
| [5] | CLFP_Inv | R/W | Oy0 | Invert vertical synchronization(=VIS of CLCDC) <br> Oy0 : LCLFP pin HIGH active <br> $0 y 1$ : LCLFP pin LOW active |
| [4] | :CLLP_Inv | R/W | OyO | Invert horizontal synchronization (=HIS of CLCDC) <br> OyO : LCLLP pin HIGH active <br> 0y1 : LCLLP pin LOW active |
| [3] | CLAC_Inv | R/W | Oy0 | Invert output enable (= IOE of CLCDC) OyO : LCLAC output HIGH active in TFT mode Oy1 : LCLAC output LOW active in TFT mode |
| [2] | LCP_Inv | R/W | Oy0 | Invert panel clock (=IPC of CLCDC) Oy0 : LCLCP rising edge Oy1 : LCLCP falling edge |
| [1] | G64_8bit | R/W | Oy0 | Refer to the table of Table 3.19.9 The setting of STN 64 gray |
| [0] | G64_en | R/W | Oy0 | and TFT16 bit . |

Note: When using STN 64-level grayscale mode, be sure to set LCLFP, LCLLP, LCLAC, and LCLCP identically with the settings in the LCDC.

Table 3.19.9 The setting of STN 64 gray and TFT16 bit

| Mode | Register setting |  | Note |
| :---: | :---: | :---: | :---: |
|  | <G64_en> | <G64_8bit> |  |
| STN64 gray | 0y1 : <br> Use STN 64 gray circuits | Oy0 : External 4bit LD Bus <br> 0y1 : External 8bit LD Bus |  |
| TFT16bit | Oy0 : <br> Not Use STN 64 gray circuits | Oy1 : <br> External LD12=CLD17 <br> External LD6 =CLD16 | If $L D[15: 0]$ Function of Port $P$ and Port V are setted, <G64_8bit> need be seted to 0y1, to ouput CLD17, CLD16 |
| others | Oy0 : <br> Not Use STN 64 gray circuits | Oyo : <br> External LD12=CLD12 <br> External LD6 =CLD6 |  |

Note1: For the LD bus switching mechanism, see Figure 3.19.5 LCDCOP Block Diagram LCDCOP Block Diagram. Note2:For information about external 16-bit TFT signals, see Table3.19.6 LCD TFT panel signal multiplexing [TFT 16bit Interface]

### 3.20 LCD Data Process Accelerator (LCDDA)

This microcontroller incorporates the LCD Data Process Accelerator function (LCDDA) as an auxiliary function for display.

The LCDDA supports the scaler function that scales up/down display data including the filter (Bi-Cubic method) processing, and the image rotation function that rotates and mirror-inverts display data function, as well as the function of superimposing two pictures (Gray level adjustment: aBlend, Inserting picture into picture: Picture in Picture, Superimposing text: Font Draw).

The following lists the functions:

Table 3.20.1 LCDDA functions

| Function |  |
| :--- | :--- |
| Scaler function | Scale up: Can scale up to the magnification of $256 / \mathrm{n}:(\mathrm{n}=1$ to 255$)$. <br> Can scale up independently in horizontal/vertical directions. <br> Filtering by Bi-Cubic method is possible in scaled up images. |
|  | Scale down: Can scale down to the magnification of $256 /(\mathrm{n} \times \mathrm{m}):$ <br> $(\mathrm{n}=1$ to $255, \mathrm{~m}=1$ to 16$)$. <br> Can scale down independently in horizontal/vertical directions. <br> Filtering by Bi-Cubic method is possible in scaled down images. |
|  | $90^{\circ} / 180^{\circ} / 270^{\circ} /$ horizontal mirror reversal / vertical mirror reversal possible |$|$| Image Blend function | Function of superimposing two images (Picture in Picture) |
| :--- | :--- |
|  | Superimposing ( $\alpha$-Blend) possible adjusting the gray level of two images |
|  | Font Draw function for Font Data represented in binary (monochrome) |

These circuits, which operate as other circuits completely separate from the LCD controller, all use the Copy Back (write back) method. Image data is processed and the data is written into the display Ram of the LCDC. Then the LCDC displays the processed data.


Figure 3.20.1 Image of LCDDA operation (Example of Blend function)

### 3.20.1 Block Diagrams

The block diagram of LCDDA is shown below:


Figure 3.20.2 LCDDA block diagram
The LCDDA is mainly broken down into eight blocks:

- "BC_Expander" where scaling up/down is performed using the Bi-Cubic method
- "Blender" where Blend processing is performed
- "Read FIFO buffer" where source data is accumulated
- "Write FIFO buffer" where destination data is accumulated
- "Transfer address control circuit" where rotation / simple scaling down processing is performed
- "AHB slave block" where the access from the AHB bus to control registers is controlled
- "AHB master block" where the data access to the AHB bus is controlled
- "Interrupt control block" where interrupts are generated by monitoring processing completion and error occurrence


### 3.20.2 Description of Operation

This section describes the functions that the LCDDA has:

### 3.20.2.1 Scaler Function

Table 3.20.2 Scaler function

| Function | Details of function | Description / Standard |
| :---: | :---: | :---: |
| Scale-up function | Scale-up rate/Interpolation data quantity | 256/n: (Can set to the magnification of $256 / \mathrm{N}: \mathrm{N}=1$ to 255 : Setting to 0 is disabled.) Can set independently in horizontal/vertical directions |
|  | Supportable data format | Digital RGB <br> Note: YUV-format data is not supported. |
|  | Number of supportable picture colors | 64-K color (16 bpp) <br> 16-M color (24 bpp) <br> (For 24 bpp , the lower-order 24 bits of 32 bits contain valid data + the higher-order 8 bits contain dummy data.) <br> Note: Monochrome, monochrome gray-level, and the color of other color numbers are not supported. |
|  | Supportable picture size | - ORG picture <br> Horizontal: Max. 510 pixels <br> Vertical: No particular limitations <br> - Scale-up picture <br> Horizontal: Max. 1024 pixels <br> Vertical: No particular limitations <br> Note: The maximum display size supported by this microcontroller's LCDC differs with the display panel. Please refer to section 3.19 LCD controller. |
|  | Correction function | Period point correction function, termination point correction function provided |
| Scale-down function | Scale-down rate/Interpolation data quantity | Can interpolate 255 points of data between original pixels. (Can set independently in horizontal/vertical directions) Can output 255 points of data between original pixels. (Can set to the magnification of $255 / \mathrm{N} / \mathrm{M}: \mathrm{N}=1$ to $255, \mathrm{M}=1$ to 16 ) |
|  | Supportable data format | Digital RGB <br> Note: YUV-format data is not supported. |
|  | Number of supportable picture colors | 64-K color (16 bpp) <br> 16-M color (24 bpp) <br> (For 24 bpp , the lower-order 24 bits of 32 bits contain valid data + the higher-order 8 bits contain dummy data.) <br> Monochrome, monochrome gray-level, and the color of other color numbers are not supported. |
|  | Supportable picture size | - ORG picture <br> Horizontal: Max. 511 pixels <br> Vertical: No particular limitations <br> - Scale-up picture <br> Horizontal: Max. 1024 pixels <br> Vertical: No particular limitations <br> Note: The maximum display size supported by this microcontroller's LCDC differs with the display panel. Please refer to section 3.19 LCD controller. |
|  | Correction function | Period point correction function, termination point correction function provided |

### 3.20.2.2 Mechanism of Scaler Processing

## 1) Basic Configuration

The scaler function of the LCDDA can insert interpolation data of 255 points at maximum between original pixels using the $\mathrm{Bi}^{-}$Cubic method.


Interpolation data is generated using the original pixels of $4 \times 4$ around the area to be interpolated.

Figure 3.20.3 Data interpolation

In this method, image data of 256 -magnification ( 8 bits ) at maximum is calculated automatically by the H/W, from the image data of the " $4 \times 4$ point" pixels around the area to be interpolated.

The pixels of 256 points (including the original pixels) generated from the original pixels can be output at every n_Step.


Figure 3.20.4 Scaling method
(Scaling up if the Step number is 1 to 255 ; scaling down if 257 or more)


Figure 3.20.5 Connection with memory, and basic operation

To use the scaler function, original image data (RGB) needs to have been written into the dedicated DualPortRAM.

As described earlier, to generate interpolation data, original pixels of $4 \times 4$ are required. Therefore, the BC_Expander circuit can start generating interpolation data at the point when four lines of original image data become available.

The BC_Expander circuit of the LCDDA is connected with the $16-\mathrm{K}$-byte Dual Port RAM and the 128 -bit-width bus (PortB).

This 16-K-byte Dual Port RAM, which can be used as a normal RAM, is connected to the AHB bus with the 32 -bit-width bus (PortA).

In addition, this $16-\mathrm{K}$-byte Dual Port RAM is divided into 2 -Kbyte $\times 8$ areas in which one line of original picture data is prepared. (Max 510 pixel: Dummy+510+Dummy).

The BC_Expander circuit can start calculation at the point when four lines of data (For example, area 0 to area 3) become available. After that, every time one line of data is added (area 4), four lines of data are prepared again (area 1 to area 4) to start next calculation.

In this manner, the area is looped to perform calculation.

### 3.20.2.3 Correction Processing

The scaler function supports the function of correcting sampling points for scaling up/down processing. Using this function can express more natural pictures.

The correction function, if classified broadly, has two functions: the "edge data automatic addition" function and the "sampling correction" function.

1) Edge data automatic addition function

As described in the previous section, the original pixels of $4 \times 4$ around an area to be interpolated are required in the scaler function. Therefore, original pixels cannot be prepared in the pixels' edge area. Dummy data of one line before the first line and one line after the last line or of one row before the first row and one row after the last row needs to be prepared.


Dummy data before one column of the first column

This function can prepare this dummy data automatically.

The following shows examples of how to set original image data to the dual-port RAM connected to the LCDDA. The dual-port RAM also needs to have dummy data areas for edge processing.

Let us set original image data for 24-bit and 16-bit color displays with 510 pixels per line by using the edge data automatic addition function.

- The first line is handled as a dummy data area. It is therefore not necessary to set image data at addresses 0xF800_4000 through 0xF800_47FF.
- The first and last pixels in the second and subsequent lines are also handled as a dummy data area.

Original data: 510 pixels, 24-bit color

| ; Internal RAM area 0 |  |
| :---: | :--- |
| 0xF800_4800 | ; Dummy data (no setting is required) |
| OxF800_4804 | ; Valid data (set the first pixel data) |
| . |  |
| 0xF800_4FF8 | ; Valid data (set the last pixel data) |
| 0xF800_4FFC | ; Dummy data (no setting is required) |

Original data: 510 pixels, 16-bit color

| ; Internal RAM area 0 |  |
| :--- | :--- |
| 0xF800_4800 | ; Dummy data (no setting is required) |
| OxF800_4802 | ; Valid data (set the first pixel data) |
| $\cdot$ | ; Valid data (set the last pixel data) |
| 0xF800_4BFC | ; Dummy data (no setting is required) |
| OxF800_4BFE <br> to 0xF800_4FFC |  |

Note: The maximum number of pixels per line is 510 pixels for both 16 -bit color and 24 -bit color displays.
To scale up or down an image larger than 510 pixels, it is necessary to divide the image.


Figure 3.20.6 Image representation of original data ( $510 \times$ common size, 24 -bit color)

## 2) Sampling correction function

In the scaler function, scaling up/down at a magnification of $256 /(\mathrm{n} \times \mathrm{m})$ is possible to the number of original pixels ( $\mathrm{n}=1$ to $255, \mathrm{~m}=1$ to 16 ).

The scaling up method, set with the equation above, creates fractions of decimal places, which creates an error because the actual sampling point is set with integer.
Therefore, the accumulated errors in the whole picture need to be corrected at an appropriate point.
This circuit supports the two correction functions: The "offset function" adds an offset to the first sampling point in the X direction; and the "period correction function," when a set sampling point comes to a certain point, the point is corrected to the original picture point.

## When offset function OFF



## When offset function ON



Figure 3.20.7 Offset function

## When period correction function OFF



When period correction function ON

The subsequent sampling points are also calculated from the after-corrected sampling points.


Figure 3.20.8 Period correction function

## Scaling up processing examples

The following describes the examples of how to establish the setting for scaling up processing including correction processing:

- Number of original pixels in the X direction: OX pixel
- Number of after-scaled-up pixels in the $X$ direction: GX pixel
(Sampling cycle)
$=($ Maximum number of interpolatable pixels) / (Number of after-scaled-up pixels) $=\{(\mathrm{OX}-1) \times 256\} \div \mathrm{GX}$

Example 1: For scaling up 128 pixels to 256 pixels

$$
\begin{aligned}
& (127 \times 256) \div 256 \\
= & (32512) \div 256 \\
= & 127
\end{aligned}
$$

Example 2: For scaling up 128 pixels to 255 pixels

$$
\begin{aligned}
& (127 \times 256) \div 255 \\
= & (32512) \div 255 \\
= & 127.49 \ldots
\end{aligned}
$$

Sampling cycles are specified in integers by dropping the fractional portion. This results in the same sampling cycle $(127=0 x 7 F)$ for Examples 1 and 2.

When data is sampled at every 127 pixels, sampling points occur as shown below.

Example 1sampling point
First point: 0
Second point: 127
Third point: 254
254th point: 32258
255th point: 32385

256th point: 32512

In Example 1, the 256th sampling point is 32512 , which is the last pixel of the original image.

Since Example 2 uses the same sampling cycle, the 255 th sampling point is 32385 . Therefore, the pixels after 32385 are not used and discarded.

Example 2 Sampling points

| First point: | 0 |
| :--- | :--- |
| Second point: | 127 |
| Third point: | 254 |
| $\quad$ \| | $\mid$ |
| 254th point: | 32258 |
| 255th point: | 32385 |

* Pixels 32386 to 32512 are not used.

This produces a slightly off-center scaled-up image shifted to the left.
To realize more natural-looking scaling up, the correction function is utilized.
[Offset correction example]
The offset correction function adds an offset to the first sampling point so that unused pixel points are evened out from the center.

Move the first sampling point to move all the sampling points to the center.
Offset half of the difference between the last sampling point (255th point) and the last generable sampling point.

Example of simple offset correction (using Example 2 described earlier)
(Offset correction value) $=\{($ Maximum number of interpolatable pixels) - (Sampling cycle after dropping the fractional portion) $\times \mathrm{GX}\} \div 2$

$$
=(32512-32385) \div 2=63.5
$$

Since the offset value in the X direction must be an integer, it is set to 63 (oct) $=3 \mathrm{~F}$ (hex). Likewise, the offset value in the Y direction is set to 63 (oct) $=3 \mathrm{~F}$ (hex).

### 3.20.2.4 Blend Processing Function

Table 3.20.3 Blend function

| Function | Details of function | Description / Standard |
| :---: | :---: | :---: |
| BLEND function | $\alpha$ BLEND | Settable in 256 levels (0 to 255) for each picture and specifically for RGB |
|  | FONT | Binary (monochrome) data, FONT (1) data, and data other than FONT ( 0 ) can be each converted into 24 -bit color RGB on the palette. Can be blended to another color picture |
|  | Supportable data format | Digital RGB <br> Note: YUV-format data is not supported. |
|  | Number of supportable picture colors | 64-K color (16 bpp) <br> 16-M color (24 bpp) <br> (For 24 bpp , the lower-order 24 bits of 32 bits contain valid data + the higher-order 8 bits contain dummy data.) <br> Note: Monochrome, monochrome gray-level, and the color of other color numbers are not supported. |
|  | Supportable picture size | Horizontal: Max. 1024 pixels <br> Vertical: Max. 1024 pixels <br> Note: The maximum display size supported by this microcontroller's LCDC differs with the display panel. Please refer to section 3.19 LCD controller. |

### 3.20.2.5 Mechanism of BLEND Processing

The BLEND processing of the LCDDA first breaks each data of two pictures into the basis of pixels and then breaks them into the basis of RGB ( 8 bits each: 24 bits in total).
This broken down RGB data is each weighted on a scale of 256 ( $0 \times 00 / 0 \times 100$ to $0 \mathrm{xFF} / 0 \mathrm{x} 100$ ) to output the addition result data.

Source 0 pixel: Rso:, Gso:, Bs0:
Source 1 pixel: Rs1:, Gs1:, Bs1:
Weight assigned for Source 0 BLEND

> LDADRSRC $0<$ RDRSRC0[7:0]>: Rsoratio:,
> LDADRSRC $0<G D R S R C 0[7: 0]>:$ Gsoratio;,
> LDADRSRC $0<$ BDRSRC0[7:0]>: Bsoratio:

Weight assigned for Source 1 BLEND
LDADRSRC1<RDRSRC1[7:0]>: Rsiratio;,
LDADRSRC1<GDRSRC1[7:0]>: GsiRATIO;
LDADRSRC1<BDRSRC1[7:0]>: BSIRATIO:

Calculation method:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{DST}}=\left(\mathrm{R}_{\mathrm{S} 0}: \times \mathrm{R}_{\mathrm{soratio}}\right)+\left(\mathrm{R}_{\mathrm{S} 1} \times \mathrm{R}_{\mathrm{siratio}}\right) \\
& \mathrm{G}_{\text {DST: }}=\left(\mathrm{G}_{\mathrm{so}} \times \mathrm{G}_{\text {soratio }}\right)+\left(\mathrm{G}_{\mathrm{SI}:} \times \mathrm{G}_{\mathrm{siRatio}}\right) \\
& \mathrm{B}_{\mathrm{DST}}:=\left(\mathrm{B}_{\mathrm{s} 0} \times \mathrm{B}_{\mathrm{soratio}}\right)+\left(\mathrm{B}_{\mathrm{S} 1} \times \mathrm{B}_{\mathrm{SIRAtI}}\right)
\end{aligned}
$$

Thus, setting the sum of two pictures' weights (Case of R setting: $<\operatorname{RDRSRC0}[7: 0]>+$ $<$ RDRSRC1[7:0]>) so as not to exceed $0 \times 100$ is required.

Note: If added RGB data exceeds $0 \times 100$, correct BLEND cannot be achieved.


Figure 3.20.9 BLEND processing

### 3.20.2.6 FONT Function / FONT Superimposing Function

The FONT function is the function of overwriting the converted data to color data that data defined in monochrome (binary) onto a color picture. During this processing, the following functions are supported:

- Converting monochrome data into color data (Select two types of colors out of 16/24-bit colors), and overwriting its data on to a color picture.
- Drawable " $\mathrm{N} \times \mathrm{M}$ " FONT defined with serialized addresses continuously in the direction of left $\rightarrow$ right (Calculating the next FONT HOT_POINT (the address in the upper left top position) automatically)

3.20.2.7 Rotation Function

Table 3.20.4 Rotation function

| Function | Details of function | Description / Standard |
| :---: | :---: | :---: |
| Rotation function | Rotation angle | $90^{\circ} / 180^{\circ} / 270^{\circ} /$ horizontal mirror reversal / vertical mirror reversal |
|  | Supportable data format | Digital RGB <br> Note: YUV-format data is not supported. |
|  | Number of supportable picture colors | 64-K color (16 bpp) <br> 16-M color (24 bpp) <br> For 24 bpp , the lower-order 24 bits of 32 bits contain valid data + the higher-order 8 bits contain dummy data. <br> Note: Monochrome, monochrome gray-level, and the color of other color numbers are not supported. |
|  | Supportable picture size | Horizontal: Max. 1024 pixels <br> Vertical: Max. 1024 pixels <br> Note: The maximum display size supported by this microcontroller's LCDC differs with the display panel. Please refer to section 3.19 LCD controller. |

### 3.20.2.8 Rotation Processing

To perform rotation, the rotation process calculates addresses when the LCDDA reads and copies back original pictures. A rotation shape is controlled by either incrementing (INCREMENT) or decrementing (DECREMENT) each of the transfer-destination address's start point, the X direction, and the Y direction.


Figure 3.20.10 Rotation processing
Note: In Rotation function, all specificated rectangular area are rotated. Threfore, when using Font draw function and Rotation function together, all Fonts and backgrounds is rotated. When using this function, please be careful.

### 3.20.3 Operation Description of Each Mode

This section describes each operation mode of the LCDDA.
The LCDDA realizes each mode by combining appropriate original image data and circuits to be used from data sources and circuits shown in the table below.

| Mode | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address Control Circuit |
|  |  |  |  | Color Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing (Note 2) | Image data used <br> for superimposing and simple transfer (Note 2) | Scales up or down display data. | Performs color conversion. | Filters areas to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |

Note 1: The BC_Expander and Blender cannot be used simultaneously.
Note 2: Source0 and Source1 are not used in the scaler mode.

The following operation modes are available, which can be selected through LDACR1<OPMODE[4:0]>.

| Operation Mode | Description |
| :--- | :--- |
| NORMAL mode | Performs simple data transfer. |
| Scaler mode | Controls the BC-Expander circuit to scale up or down image data. |
| Monochrome mode | Transfers monochrome source data. |
| Monochrome invert mode | Inverts and transfers monochrome source data. <br> This mode is the same as the monochrome mode except that <br> monochrome data is inverted in color conversion. |
| BLEND mode | Blends two color (16 bpp/24 bpp) pictures. |
| Monochrome BLEND mode | Blends a monochrome picture and a color (16 bpp/24 bpp) picture. <br> This mode is used to convert a monochrome S1 picture into color <br> and then blend it with a color picture. <br> Two-valued (monochrome) FONT data can also be superimposed <br> over a color picture. |
| Monochrome invert BLEND mode | Blends an inverted monochrome picture and a color (16 bpp/24 <br> bpp) picture. This mode is the same as the monochrome BLEND <br> mode except that monochrome data is inverted in color <br> conversion. By using two-valued (monochrome) data, only <br> negative portion of a monochrome picture can be superimposed <br> over a color picture. |

Each operation mode is described in detail on the pages that follow.

1. NORMAL mode

This is a simple data transfer mode.

This mode is used for transfers including:

- Simple image transfer from S1 color original pictures
- Scaled-down transfer by simple thinning-out from S1 color original pictures
- Rotation transfer of image data from S1 color original pictures

| NORMAL <br> Mode | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address <br> Control Circuit |
|  |  |  |  | Color Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not <br> used | Not used | Used <br> (Internal or external <br> RAM can be used.) | Not used | Not used | Not used | Not used | Not used |

Application example:
The NORMAL mode can be used to display a color picture in another color picture (Picture In Picture). It can also be used for simple DMA transfer.

2. Scaler mode

This mode scales up or down pictures by controlling the operation of the BC_Expander circuit.
This mode is used such as for:

- Scaled-up image generation and transfer using Bi-Cubic from S1 color original pictures
- Scaled-down image generation and transfer using Bi-Cubic from S1 color original pictures
- Scaled-up image generation and rotation transfer using Bi -Cubic from S 1 color original pictures
- Scaled-down image generation and rotation transfer using $\mathrm{Bi}-\mathrm{Cubic}$ from S 1 color original pictures

| Scaler <br> Node | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address <br> Control Circuit |
|  |  |  |  | Color <br> Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas <br> to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not used | Not used | Not used | Used | Cannot be used | Cannot be used | Cannot be used | Used |

Note: In the scaler mode, Source0 and Source1 are not used. This mode assumes that original image data is stored in the dual port RAM (0xF800_4000 in internal RAM-0: 16 KB).

Application example:
The scaler mode can be used to scale up small pictures or scale down large pictures. The Picture In Picture function can also be used in this mode.

3. Monochrome mode

This mode transfers monochrome source data.

This mode is used such as for:

- Image transfer after converting S1 monochrome data (FONT, etc.) into color
- Scaled-down transfer by simple thinning-out after converting S1 monochrome data (FONT, etc.) into color
- Rotation transfer of image data after converting S1 monochrome data (FONT, etc.) into color

| Monochrome <br> Mode | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address Control Circuit |
|  |  |  |  | Color <br> Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used <br> for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas <br> to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not used | Not used | Used <br> (Internal or external RAM can be used.) | Cannot be used | Used | Not used | Not used | Used |

Application example:
The monochrome mode can be used to superimpose two-valued data, such as text, over a color picture (Picture In Picture).

4. Monochrome invert mode

This mode inverts and transfers monochrome source data. It is the same as the monochrome mode except that monochrome data is inverted before being converted into color and transferred.

This mode is used such as for:

- Image transfer after converting S1 monochrome data (without negative data) into color - Scaled-down transfer by simple thinning-out after converting S1 monochrome data (without negative data) into color
- Rotation transfer of image data after converting S1 monochrome data (without negative data) into color

| Monochrome Invert Mode | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address <br> Control Circuit |
|  |  |  |  | Color Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas <br> to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not used | Not used | Used <br> (Internal or external RAM can be used.) | Cannot be used | Used | Not used | Not used | Used |

Application example:
The monochrome invert mode can be used to superimpose inverted two-valued data, such as text, over a color picture (Picture In Picture).

5. BLEND mode

This mode blends two color ( $16 \mathrm{bpp} / 24 \mathrm{bpp}$ ) pictures.

This mode is used such as for:

- Image transfer after blending two color data of S0 and S1
- Scaled-down transfer by simple thinning-out after blending two color data of S0 and S1
- Rotation transfer of image data after blending two color data of S0 and S1

| BLEND | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address <br> Control Circuit |
|  |  |  |  | Color Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not used | Used <br> (Internal or external <br> RAM can be used.) | Used <br> (Internal or external <br> RAM can be used.) | Cannot be used | Not used | Not used | Used | Used |

Application example:
The BLEND mode enables gradual switching between two color pictures by gradually changing the blend ratio.

6. Monochrome BLEND mode

This mode blends two pictures of monochrome source and color (16 bpp/24 bpp).

This mode is used such as for:

- Image transfer after blending S0 color data and color-converted S1 monochrome data
- Scaled-down transfer by simple thinning-out after blending S0 color data and color-converted S1 monochrome data
- Rotation transfer after blending S0 color data and color-converted SI monochrome data

| Monochrome <br> BLEND | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address <br> Control Circuit |
|  |  |  |  | Color Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not Used | Used <br> (Internal or external RAM can be used.) | Used <br> (Internal or external RAM can be used.) | Cannot be used | Used | Not used | Used | Used |

Note: Monochrome data from Source1 must be used.

## Application example:

The monochrome BLEND mode enables gradual switching between color and monochrome pictures by gradually changing the blend ratio.
By setting the blend ratio to $100 \%$ for " 1 " data and to $0 \%$ for " 0 " data when converting two-valued data into color, this mode also supports superimposing of FONT data.

7. Monochrome invert BLEND mode

This mode blends two pictures of monochrome source inverted data and color ( $16 \mathrm{bpp} / 24$ $\mathrm{bpp})$. This mode is the same as the monochrome BLEND mode except that monochrome data is inverted when converted into color.

This mode is used such as for:

- Image transfer after blending S0 color data and color-converted S1 monochrome data
- Scaled-down transfer by simple thinning-out after blending S 0 color data and color-converted S1 monochrome data
- Rotation transfer after blending S0 color data and color-converted S1 monochrome data

| Monochrome Invert BLEND | Original Image Data |  | Circuits Used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Source0 | Source1 | BC <br> Expander | Blender |  |  | Transfer <br> Address <br> Control Circuit |
|  |  |  |  | Color Converter | Area Filter | Superimposer |  |
| Description | Image data only used for superimposing | Image data used for superimposing and simple transfer | Scales up or down display data. | Performs color conversion. | Filters areas <br> to be superimposed. | Performs superimposing. | Performs rotation and simple scaling down. |
| Used/Not used | Used <br> (Internal or external RAM can be used.) | Used <br> (Internal or external RAM can be used.) | Cannot be used | Used | Not used | Used | Used |

Application example:
The monochrome invert BLEND mode enables gradual switching between color and monochrome pictures by gradually changing the blend ratio.

By setting the blend ratio to $100 \%$ for " 1 " data and to " 0 " for " 0 " data when converting two-valued data into color, this mode also supports superimposing of only positive data.


### 3.20.4 Description of Registers

The following lists the SFRs:

| Register Name | Address (base+) | Description |
| :---: | :---: | :---: |
| LDACRO | 0x0000 | LCDDA Control Register 0 |
| LDADRSRC1 | 0x0004 | LCDDA Density Ratio of Source 1 Picture |
| LDADRSRC0 | 0x0008 | LCDDA Density Ratio of Source 0 Picture |
| DAFCPSR | 0x000C | LCDDA Replaced Font Area Color pallet of Source1 |
| LDAEFCPSRC1 | 0x0010 | LCDDA Replaced Except Font Area Color pallet of Source1 |
| LDADVSRC1 | 0x0014 | LCDDA Delta Value (Read Step) address Register of Source 1 |
| LDACR2 | 0x0018 | LCDDA Control Register 2 |
| LDADXDST | 001C | LCDDA X-Delta Value (Write Step) address Register of Destination |
| LDADYDST | 0x0020 | LCDDA Y-Delta Value (Write Step) address Register of Destination |
| LDASSIZE | 0x0024 | LCDDA Source Picture Size |
| LDADSIZE | 0x0028 | LCDDA Destination Picture Size |
| LDASOAD | 0x002C | LCDDA Source 0 Start Address |
| LDADAD | 0x0030 | LCDDA Destination Start Address |
| LDACR1 | 0x0034 | LCDDA Control Register1 |
| LDADVSRC0 | 0x0038 | LCDDA Delta Value (Read Step) address Register of Source 0 |

The LCDDA has 14 types of registers. They are connected to the CPU with the 32 -bit bus.

1. LDACR0 (LCDDA Control Register 0)

| Address $=\left(0 \times F 205 \_0000\right)+(0 \times 0000)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:22] | - | - | Undefined | Read undefined. Write as zero. |
| [21] | ERRINTF | RW | OyO | LCDDA processing error flag  <br> During READ During Write <br> Oy0: No interrupt Oy0: Flag clear <br> Oy1: With interrupt Oy1: Invalid |
| [20] | EINTF | RW | Oy0 | Scaler 1-line processing end interrupt enable (Enabled by Scaler/Rotation function) |
| [19:18] | - | - | Undefined | Read undefined. Write as zero. |
| [17] | ERRINTM | RW | OyO | LCDDA processing error interrupt MASK <br> 0y0: Interrupt mask <br> 0y1: Interrupt enabled |
| [16] | EINTM | RW | Oy0 | LCDDA 1-picture processing end interrupt MASK (Enabled by scaler/Rotation function) <br> OyO: Interrupt mask <br> 0y1: Interrupt enabled |
| [15] | BCENYB | RW | OyO | Y-direction last LINE data correction (Last dummy line addition) <br> 0y0: OFF <br> 0y1: ON |
| [14] | AUTOHP | RW | Oy0 | Automatic calculation of HOT point $\begin{aligned} & \text { Oy0: OFF } \\ & \text { Oy1: ON } \end{aligned}$ |
| [13] | DMAMD | RW | Oy0 | DMA select <br> Oy0: Single transfer <br> 0y1: Burst transfer |
| [12] | DMAEN | RW | Oy0 | DMA enable. <br> 0y0: OFF <br> 0y1: Enable |
| [11] | BCENYT | RW | Oy0 | ```Y-direction front LINE data correction (Front dummy line addition) 0y0: OFF 0y1: ON``` |
| [10] | DTFMT | RW | 0y1 | Display color select <br> 0y0: 16-M color ( 32 bits = 24 bits enabled + 8bit_dummy) <br> 0y1: 64-K color (16 bits) |
| [9] | BCENX | RW | Oy0 | ```X-direction edge data correction (Right-left dummy row addition) Oy0: OFF Oy1: ON``` |
| [8] | PCEN | RW | 0y1 | Period correction <br> 0y0: OFF <br> 0y1: ON |
| [7:0] | S1ADR[31:24] | RW | 0x00 | SRC1 picture's front address (Higher 8 bits of 32 bits) |

[Description]
a. <ERRINTF >

Shows the status of an interrupt that shows the occurrence of processing errors in the LCDDA circuit.
Note that the meanings differ between during READ and during WRITE.
During READ During WRITE
0y0: No interrupt 0y0: Flag clear
$0 y 1$ : With interrupt $0 y 1$ : Invalid (No status change)
b. <EINTF>

Shows the status of an interrupt that shows the end of processing for one line in the LCDDA's scaler/filter circuit.
This interrupt shows the end of internal processing of the LCDDA's scaler, BLEND and Rotation functions. This, however, requires a caution because this interrupt does not show the end of transfer of the data accumulated in the write buffer.
Scaler is processed every original picture's 1 -line. Therefore, interrupt is generated more than once until the scale-up/scale-down of the one picture is terminated.
Note that the meanings differ between during READ and during WRITE.
During READ During WRITE
0y0: No interrupt 0y0: Flag clear
$0 y 1$ : With interrupt 0y1: Invalid (No status change)
c. <ERRINTM>

Sets the mask for a processing error occurrence interrupt in the LCDDA circuit.
0y0: Error interrupt mask
0y1: Error interrupt enabled
d. <EINTM>

Sets the mask for an interrupt that shows the end of processing for one line in the LCDDA's scaler circuit.
0y0: Mask for one-line processing interrupt
$0 y 1$ : One-line processing interrupt enabled
e. <BCENYB>

Controls the function of automatically adding dummy sampling points in Y-direction last LINEs for using the interpolation scaler function.
0y0: OFF
0y1: ON
f. <AUTOHP>

Automatic calculation of HOT point
0y0: OFF
0y1: ON
g. <DMAMD>

Sets the DMA transfer mode of the LCDDA.
0y0: Single transfer
0y1: Burst transfer
h. <DMAEN>

This is the signal that shows the end of processing for one picture in the LCDDA and controls the enable of DMA transfer.
0y0: DMA disabled
0y1: DMA enabled
i. <BCENYT>

Controls the function of automatically adding dummy sampling points in Y-direction front LINEs for using the interpolation scaler function.
0y0: OFF
$0 y 1$ : ON
j. <DTFMT>

Defines the format of RGB data handled by the LCDDA.
0y0: 16-M color (32-bit data: Valid data 24-bit + Higher-order invalid data 8 bits)
0y1: $64-\mathrm{K}$ color (16-bit data)
k. <BCENX>

Controls the function of automatically adding dummy sampling points in X-direction left/right rows for using the interpolation scaler function.
0y0: OFF
0 y 1 : ON

1. <PCEN>

Controls the function of correcting periodical sampling points for using the scaler function.
0y0: OFF
$0 y 1$ : ON
m. <S1ADR [31:24]>

Shows the front address of the memory in which original pictures (Source picture 1) processed on the LCDDA are stored. The higher 8 bits of the 32 -bit address area are set.
2. LDADRSRC1 (LCDDA Density Ratio of Source 1 Picture)

| Address $=\left(0 x F 205 \_0000\right)+(0 x 0004)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |

Adjust the gray level of Source 1 (foreground) picture independently for R, G, B
3. LDADRSRC0 (LCDDA Density Ratio of Source 0 Picture)

Address $=\left(0 x F 205 \_0000\right)+(0 \times 0008)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[23: 16]$ | BDRSRC0[7:0] | R/W | $0 x 00$ | Blue data gray level adjustment in SRC0 picture (256 levels) <br> $0 x 00:$ Light to 0xFF: Dark |
| $[15: 8]$ | GDRSRC0[7:0] | R/W | $0 x 00$ | Green data gray level adjustment in SRC0 picture (256 levels) <br> 0x00: Light to 0xFF: Dark |
| $[7: 0]$ | RDRSRC0[7:0] | R/W | $0 x 00$ | Red data gray level adjustment in SRC0 picture (256 levels) <br> 0x00: Light to 0xFF: Dark |

Adjust the gray level of Source 0 (background) picture independently for R, G, B.
4. LDAFCPSRC1 (LCDDA Replaced Font Area Color pallet of Source1)

| Bit | Bit <br> Symbol |  | Type | Reset <br> Value |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | - | - | Undefined | Description (0xF205_0000) + (0x000C) |
| $[23: 16]$ | BFONT[7:0] | R/W | $0 \times 00$ | FONT area color in SRC1 picture (Blue data) |
| $[15: 8]$ | GFONT[7:0] | R/W | $0 \times 00$ | FONT area color in SRC1 picture (Green data) |
| $[7: 0]$ | RFONT[7:0] | R/W | $0 \times 00$ | FONT area color in SRC1 picture (Red data) |

Set the FONT color of Source 1 (foreground) picture independently for R, G, B.
5. LDAEFCPSRC1 (LCDDA Replaced Except Font Area Color pallet of Source1)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[23: 16]$ | BFONT[7:0] | R/W | $0 \times 00$ | Area color other than FONT in SRC1 picture (Blue data) |
| $[15: 8]$ | GFONT $77: 0]$ | R/W | $0 \times 00$ | Area color other than FONT in SRC1 picture (Green data) |
| $[7: 0]$ | RFONT[7:0] | R/W | $0 \times 00$ | Area color other than FONT in SRC1 picture (Red data) |

Set the color of places other than FONT in Source 1 (foreground) independently for R, G, B.
6. LDADVSRC0 (LCDDA Delta Value (Read Step) address Register of Source 0)
[Description]
a. <OVWEN>

This bit is used when Source 0 picture and the destination picture are the same in a picture processed on the LCDDA. Setting 1 uses the front address setting of the destination picture into the front address of Source 0 picture too.
b. <INDSAEN>

This bit is used when increment steps differ between Source 0 picture and Source 1 picture in a picture processed for BLEND on the LCDDA. Setting 1 can set the number of steps individually for each Source 0 picture and Source 1 picture.
When 0 is set, the increment step set for Source 1 picture is used for the increment step in Source 0 picture.
c. $<\mathrm{DYS} 0>$

Used to have increment step settings in Source 0 picture differing from Source 1 picture. Not setting 1 in the INDSAEN bit disables this setting, applying the increment step settings of Source 1 picture to Source 0 picture too.
Set the Step for vertical increment addresses (during line feed) for reading data from the original picture (Source picture 0) processed on the LCDDA.


Set address step values after calculating them for each display color used.
d. $<\mathrm{DXSO} 0[2: 0]>$

Used to have increment step settings in Source 0 picture differing from Source 1 picture. Not setting 1 in the INDSAEN bit disables this setting, applying the increment step settings of Source 1 picture to Source 0 picture too.
Set the Step for horizontal increment addresses for reading data from the original picture (Source picture 0) processed on the LCDDA. For $16-\mathrm{bpp}$ ( $64-\mathrm{K}$ color) data, set $0 y 010$ because the step used is 2 -byte step. For $32-\mathrm{bpp}$ ( $16-\mathrm{M}$ color) data, set $0 y 100$.
7. LDADVSRC1 (LCDDA Delta Value (Read Step) address Register of Source 1)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | OFSETX[7:0] | R/W | 0x0000 | Offset value for horizontal sampling point during scaler use |
| $[23: 18]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[17: 6]$ | DYS1[11:0] | R/W | 0x000 | Read Step address until the next line of SRC1 data |
| $[5: 3]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[2: 0]$ | DXS1[2:0] | R/W | Oy000 | Horizontal Read Step address of SRC1 data |

[Description]
a. <OFSETX[7:0]>

Set the offset value for the horizontal pixel sampling steps in the scaler circuit. By setting a value of 0 x 01 to 0 xFF , the set pixel point is sampled first.
b. <DYS1[11:0]>

Set the Step for vertical increment addresses (during line feed) for reading data from the original picture (Source picture 1) processed on the LCDDA.

c. <DXS1[2:0]>

Set the Step for horizontal increment addresses for reading data from the original picture (Source picture 1) processed on the LCDDA. For $16-\mathrm{bpp}$ ( $64-\mathrm{K}$ color) data, set $0 y 010$ because the step used is 2 -byte step. For 32 -bpp ( $16-\mathrm{M}$ color) data, set 0y100.
8. LDACR2 (LCDDA Control Register 2)

Address $=\left(0 \times F 205 \_0000\right)+(0 \times 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | OFSETY[7:0] | R/W | $0 \times 0000$ | Offset value for vertical sampling point during scaler use |
| $[23: 16]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[15: 8]$ | HCRCT[7:0] | R/W | $0 \times 00$ | Horizontal period correction value |
| $[7: 0]$ | VCRCT[7:0] | R/W | $0 \times 00$ | Vertical period correction value |

[Description]
a. <OFSETY[7:0]>

Sets the offset value for the vertical pixel sampling steps in the scaler circuit. By setting a value of 0 x 01 to 0 xFF , the set pixel point is sampled first.
b. < HCRCT[7:0]>

Sets the horizontal period correction values in the scaler circuit.
Setting the LDACR0<PCEN> to $0 y 1$ enables this bit. By setting a value of $0 x 01$ to $0 x F F$, the set pixel point is corrected to the point one point right-side to the original pixel.
c. <VCRCT[7:0]>

Sets the vertical period correction values in the scaler circuit.
Setting the LDACR0<PCEN> to $0 y 1$ enables this bit. By setting a value of 0 x 01 to 0 xFF , the set pixel point is corrected to the point one line below the original pixel.
9. LDADXDST (LCDDA X-Delta Value (Write Step) address Register of Destination)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 28]$ | XRDRATE[3:0] | R/W | 0y0000 | Horizontal scale-down rate |
| $[27: 25]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[24]$ | DXDSIGN | R/W | $0 y 0$ | Horizontal heading direction in DST data |
| $[23: 0]$ | DXDST[23:0] | R/W | $0 \times 000000$ | Number of horizontal steps in DST data |

[Description]
a. <XRDRATE[3:0]>

Sets horizontal scale-down values.
By setting a value of $0 x 0$ to $0 x f$, perform a scale down having a value of "set value +1 " as the denominator.

Example: When set to 0x2:
Results as $1 /(2+1)=1 / 3$, scaling down to $1 / 3$ in the horizontal direction.
b. <DXDSIGN>

Sets the direction of horizontal destination step.
Set this by deciding the address's heading direction according to the Rotation function's rotation angle and horizontal/vertical mirror.
0y0: Plus (Increment)
0y1: Minus (Decrement)
c. <DXDST[23:0]>

Sets horizontal destination step addresses.
In order to control addresses and accomplish the Rotation function, 24 bits are provided for step addresses. Set step addresses according to the Rotation function's rotation angle and horizontal/vertical mirror.
10. LDADYDST (LCDDA Y-Delta Value (Write Step) address Register of Destination)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <YRDRATE[3:0]>

Sets vertical scale-down rate.
By setting a value of $0 x 0$ to $0 x f$, perform a scale down having a value of "set value +1 " as the denominator.

Example: When set to 0xf,
Results as $1 /(15+1)=1 / 16$, scaling down to $1 / 16$ in the vertical direction.
b. <DYDSIGN>

Sets the direction of vertical destination step.
Set this by deciding the address's heading direction according to the Rotation function's rotation angle and horizontal/vertical mirror.
0y0: Plus (Increment)
0y1: Minus (Decrement)
c. <DYDST[23:0]>

Sets vertical destination step addresses.
In order to control addresses and accomplish the Rotation function, 24 bits are provided for step addresses. Set step addresses according to the Rotation function's rotation angle and horizontal/vertical mirror.
11. LDASSIZE (LCDDA Source Picture Size)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Dddress = (0xF205_0000) + (0x0024) |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | XEXRATE[7:0] | R/W | $0 \times 00$ | Horizontal scale-up rate during scaler use |
| $[23: 22]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[21: 12]$ | SYSIZE[9:0] | R/W | $0 x 000$ | Vertical SRC image size (Dot-basis setting) |
| $[11: 10]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[9: 0]$ | SXSIZE[9:0] | R/W | $0 \times 000$ | Horizontal SRC image size (Dot-basis setting) |

Note1: Setting required in all functions
Note2: The horizontal image max size is 511 dot when used in the scaler function.
[Description]
a. <XEXRATE[7:0]>

Sets the horizontal scale-up rate.
By setting a value of $0 \times 01$ to $0 x f f$ (Setting to 0x00 disabled), perform a scale up.
Input values according to the equation below:

- Number of original pixels in the X direction: m pixel(s)
- Number of after-scaled-up pixels in the X direction: n pixel(s)
(Maximum number of interpolatable pixels) / (Number of after-scaled-up pixels) $=\{(\mathrm{m}-1) \times 256\} \div \mathrm{n}$
b. <SYSIZE[9:0]>

Sets vertical source image sizes.
Sets an image size on a dot basis. A dot of "input size +1 " is specified for size.
Example: For 200 dots, set as 199 (oct) = C7 (hex).
c. <SXSIZE[9:0]>

Sets horizontal source image sizes.
Sets an image size on a dot basis. A dot of "input size +1 " is specified for size.
Example: For 200 dots, set as 199 (oct) $=$ C 7 (hex).
12. LDADSIZE (LCDDA Destination Picture Size)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Address $=\left(0 x F 205 \_0000\right)+(0 \times 0028)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | YEXRATE[7:0] | R/W | $0 \times 00$ | Vertical scale-up rate during scaler use |
| $[23: 10]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[9: 0]$ | DXSIZE[9:0] | R/W | $0 \times 000$ | Horizontal DST image size (Dot-basis setting) |

Note: When used in the scaler function, vertical image size settings are invalid. Because the scaler function is processed on the basis of one line, the number of processes will result as the image size in the vertical direction directly.

## [Description]

a. <YEXRATE[7:0]>

Sets the vertical scale-up rate.
By setting a value of $0 x 01$ to $0 x f f$ (Setting to $0 x 00$ disabled), perform a scale up.

Input values according to the equation below:

- Number of original pixels in the Y direction: $k$ pixel(s)
- Number of after-scaled-up pixels in the Y direction: l pixel(s)
(Maximum number of interpolatable pixels) / (Number of after-scaled-up pixels)

$$
=\{(\mathrm{k}-1) \times 256\} \div \mathrm{l}
$$

b. <DXSIZE[9:0]>

Sets horizontal destination image sizes.
Sets an image size on a dot basis. A dot of "input size +1 " is specified for size.
Example: For 200 dots, set as 199(oct) = C7(hex).
13. LDASOAD (LCDDA Source 0 Start Address)

Address $=\left(0 x F 205 \_0000\right)+(0 \times 002 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| $[31: 0]$ | SOADR[31:0] | R/W | 0x00000000 | Start address of SRCO picture |

Note: While 32-bit addresses are set, the addresses in the higher 8 bits have no internal counter. Note that the setting of start address allowing the addresses in the higher 8 bits to change in the SRC picture data area is unavailable.
(Example: If set to 0x00FFFFFF, the LCDDA accesses in the order of 0x00FFFFFFF $\rightarrow 0 \times 00000000 \rightarrow$ $0 \times 00000001$ : The addresses in the higher 8 bits cannot be incremented.)
14. LDADAD (LCDDA Destination Start Address)

Address $=\left(0 x F 205 \_0000\right)+(0 x 0030)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :---: | :--- | :--- | :--- |
| $[31: 0]$ | DSADR[31:0] | R/W | $0 \times 00000000$ | Start address of DST picture |

Note: While 32-bit addresses are set, the addresses in the higher 8 bits have no internal counter. Note that the setting of start address allowing the addresses in the higher 8 bits to change in the DST picture data area is unavailable.
(Example: If set to 0x00FFFFFF, the LCDDA accesses in the order of 0x00FFFFFFF $\rightarrow 0 \times 00000000 \rightarrow$ $0 \times 00000001$ : The addresses in the higher 8 bits cannot be incremented.)
15. LDACR1 (LCDDA Control Register1)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31] | SYNRST | Wo | Oyo | S/W reset control |
| [30] | LDASTART | wo | Oy0 | LCDDA START control |
| [29] | - | - | Undefined | Read undefined. Write as zero. |
| [27:24] | OPMODE[4:0] | R/W | $0 y 00000$ | LCDDA mode setting <br> 0y00000 : NORMAL mode <br> Oy00001 : Scaler mode <br> 0y00010 : Monochrome mode <br> 0y00110 : Monochrome invert mode <br> Oy10000 : BLEND mode <br> Oy10010 : Monochrome BLEND mode <br> 0y10110 : Monochrome invert BLEND mode <br> * Other combination of bits (functions) than the above cannot be set. |
| [23:0] | S1ADR[23:0] | R/W | 0x000000 | SRC1 picture's front address (Lower 24 bits of 32 bits) |

## [Description]

a. <SYNRST>

Controls the S/W reset.
0y1: Reset
0y0: Ignored
b. <LDASTART>

Controls the start of the LCDDA.
0y1: LCDDA start
0y0: Ignored
c. <OPMODE[4:0]>

Selects the LCDDA operation modes.

0y00000: NORMAL mode
This is a simple data transfer mode. Used to transfer (rotation, scaling down) rectangular images with only Source 1 (S1) selected for source data ( S 0 settings disabled).
0y00001: Scaler mode
The scaler mode is accomplished by controlling the operation of the BC-Expander circuit.
The concurrent use with the BLEND function and the FONT function is unavailable.

0y00010: Monochrome mode
This mode transfers monochrome sources. Used to transfer (rotation, scaling down) images after converting monochrome data into color data with only Source 1 (S1) selected for source data (S0 settings disabled).

0y00110: Monochrome invert mode
This mode inverts and transfers monochrome source data. Used to transfer (rotation, scaling down) images after inverting monochrome data to convert it into color data with only Source 1 (S1) selected for source data (S0 settings disabled).
0y10000: BLEND mode
This mode blends two color ( $16 \mathrm{bpp} / 24 \mathrm{bpp}$ ) pictures. Used to transfer (rotation, scaling down) images after blending them, with Source 0 (S0) and Source 1 (S1) selected for source data.
0y10010: Monochrome BLEND mode
This mode blends two pictures of monochrome source and color (16 bpp/24 bpp). Used to transfer (rotation, scaling down) images after blending two pictures of color data converted from a Source 1 (S1) image specified in monochrome, and Source 0 (S0) specified in color.
0y10110: Monochrome invert BLEND mode
This mode blends two pictures of data inverted from monochrome-source data and color ( $16 \mathrm{bpp} / 24 \mathrm{bpp}$ ). Used to transfer (rotation, scaling down) images after blending two pictures of color data converted from a Source 1 (S1) image specified in monochrome, and Source 0 (S0) specified in color.
d. $<$ S1ADR[23:0]>

Sets the lower 24 bits for the start addresses of Source 1 picture.
While 32 -bit setting is required for the addresses of Source 1 picture, set the addresses in the higher 8 bits by LDACR0<S1ADR[31:24]>.

### 3.21 Touch Screen Interface (TSI)

An interface for 4 -terminal resistor network touch-screen is built in. The TSI easily supports two procedures: touch detection and $\mathrm{X} / \mathrm{Y}$ position measurement. Each procedure is performed by setting the TSI control register (TSICR0 and TSICR1) and using an internal AD converter.

### 3.21.1 TSI External Connection Diagram and Internal Block Diagram



Figure 3.21.1 External connection of TSI


Figure 3.21.2 Internal block diagram of TSI

### 3.21.2 SFR

The following lists the SFRs:

Base address = 0xF006_0000

| Register <br> Name | Address <br> (base+) | Description |
| :--- | :--- | :--- |
| TSICR0 | 0x01F0 | TSI Control Register0 |
| TSICR1 | 0x01F4 | TSI Control Register1 |

1. TSICRO (TSI Control Register0)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | TSI7 | R/W | OyO | pull-down resistor(refer to Description) <br> Oy0: Disable <br> 0y1: Enable |
| [6] | INGE | R/W | Oyo | Input gate control of Port PD6, PD7 <br> 0yO: Enable <br> 0y1: Disable |
| [5] | PTST | RO | Oyo | Detection condition  <br> Read: Oy0: No touch <br>  <br>  <br> Oy1: Touch <br> Write: Invalid |
| [4] | TWIEN | R/W | Oyo | INTA interrupt control OyO: Disable 0y1: Enable |
| [3] | PYEN | R/W | Oy0 | SPY <br> OyO: OFF <br> 0y1: ON |
| [2] | PXEN | R/W | Oy0 | SPX <br> OyO: OFF <br> 0y1: ON |
| [1] | MYEN | R/W | Oy0 |  |
| [0] | MXEN | R/W | Oyo | SMX OyO: OFF 0y1: ON |

Note: To avoid a flow-through current to the normal C-MOS input gate when converting analog input data by using the AD converter, TSICRO<INGE> can be controlled. If the intermediate voltage is input, cut the input signal to the C-MOS logic (PD6, PD7) by setting this bit. TSICR0<PTST> is to confirm the initial pen-touch. Note that, when the input to the C-MOS logic is blocked by TSICRO<INGE>, this bit is always 1.
[Description]
a. <TSI7>

PXD (Internal pull-down resistor) ON/OFF

| $\langle T S$ PPXEN $>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | OFF | OFF |
| 1 | ON | OFF |

2. TSICR1 (TSI Control Register1)

| Bit | Bit Symbol | Type | Reset Value |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read | undefined. Write as zero. |
| [7] | DBC7 | R/W | Oy0 | Oy0: Disable 0y1: Enable |  |
| [6] | DB1024 | R/W | Oy0 | 1024 | De-bounce time is set by the "( $\mathrm{N} \times$ 64-16)/f pclk" formula. <br> " N " is the sum of the numbers obtained when 1 is set in bit 6 to bit 0 . (Note 2) |
| [5] | DB256 | R/W | Oy0 | 256 |  |
| [4] | DB64 | R/W | Oy0 | 64 |  |
| [3] | DB8 | R/W | Oy0 | 8 |  |
| [2] | DB4 | R/W | Oy0 | 4 |  |
| [1] | DB2 | R/W | Oy0 | 2 |  |
| [0] | DB1 | R/W | Oy0 | 1 |  |

Note 1: Since several pulses of $f_{P C L K}$ are used to synchronize the PD6/INTA signal before it is input to the counter circuit for counting the debounce time, the actual debounce time is the above period plus an extra synchronization period.
Note 2: For example, when TSICR1 $=0 \times 95, N=64+4+1=69$. In this case, the debouce time is $44 \mu$ s plus an extra synchronization period when $\mathrm{f}_{\text {PCLK }}=100 \mathrm{MHz}$.

### 3.21.3 Touch Detection Procedure

The touch detection procedure includes the procedures starting from when the pen is touched onto the touch screen and until the pen-touch is detected.
Touching the screen generates the interrupt INTA and terminates this procedure. After an X/Y position measuring at INTA interrupt routine, and an X/Y position measuring procedure is terminated, return to this procedure to wait for the next touch.
When waiting for a touch with no contact, set only the SPY switch to ON and set all other three switches (SMY, SPX, SMX) to OFF. At this time, the pull-down resistor built in the PD6/INTA/PX pin is set to ON.

In this state, because the internal X - and Y -direction resistors in the touch screen are not connected, the PD6/INTA/PX pin is set to Low by the internal pull-down resistor (PXD), generating no INTA interrupt.
When a next pen-touch is given, the X- and Y-direction internal resistors in the touch screen are connected, which sets the PD6/INTA/PX pin to High and generates an INTA interrupt.

To avoid generating more than one INTA interrupt by one pen-touch, the de-bounce circuit as shown below is provided. Setting de-bounce time in the TSICR1 register ignores pulses whose time equals to or is below the set time.

The de-bounce circuit detects a rising of signal to count up a set de-bounce counter time and then captures the signal into the inside after counting. When the signal turns to "L" during counting, the counter is cleared, starting to wait for a rising edge again.


Figure 3.21.3 Block diagram of touch detection


Figure 3.21.4 Timing diagram of de-bounce circuit

### 3.21.4 X/Y Position Measuring Procedure

During the routine of pen-touch and INTA interrupt generation, execute a pen position measuring following the procedure below:
<X-position coordinate measurement>
Make the SPX and SMX switches ON, and the SPY and SMY switches OFF. With this setting, an analog voltage that shows the X position will be input to the PD5/MY/AN5 pin. The X-position coordinate can be measured by converting this voltage into digital code using the AD converter.
<Y-position coordinate measurement>
Make the SPY and SMY switches ON, and the SPX and SMX switches OFF. With this setting, an analog voltage that shows the Y position will be input to the PD4/MX/AN4 pin. The Y-position coordinate can be measured by converting this voltage into digital code using the AD converter.

The analog voltage which is input to the AN5 and AN4 pins during the X and Y position measurement above can be determined with the ratio between the ON resistance value of the switch in the TMPA900CM and the resistance value in the touch screen as shown in Figure3.21.5
Therefore, even when touching an end area on the touch screen, the analog input voltage will be neither 3.3 V nor 0 V .
Note that the rate of each resistance varies. Remember to take this into consideration during designing. It is also recommended that an average taken from several $A D$ conversions performed if required be adopted as the final correct value.


```
[Analog input voltage to the AN4 and AN5 pins: Formula to calculate E1]
        \(E 1=((R 2+R m y) /(R p y+R t y+R m y)) \times A V C C 3 A D[V]\)
Example) Where
        \(\mathrm{AVCC} 3 \mathrm{AD}=3.3 \mathrm{~V}, \mathrm{Rpy}=\mathrm{Rmy}=10 \Omega \mathrm{R} 1=400 \Omega\) and \(\mathrm{R} 2=100 \Omega\)
            \(E 1=((100+10) /(10+400+100+10) \times 3.3\)
            \(=0.698 \mathrm{~V}\)
```

Note 1: An X-coordinate position can be calculated in the same way though above formula is for Y -coordinate position.
Note 2: Rty = R1 + R2

Figure3.21.5 Analog input voltage calculation values

### 3.21.5 Flow Chart of Touch Screen Interface (TSI)

(1) Touch detection procedure

(2) $\mathrm{X} / \mathrm{Y}$ position measuring procedure

INTA Routine

(b)
(c)

Figure 3.21.6 Flow example for TSI

The following pages explain each circuit condition (a), (b) and (c) in the flow chart above:
(a) Main routine: condition of waiting for INTA interrupt
GPIODFR1
GPIODFR2
GPIODIS
GPIODIBE
GPIODIE
GPIODIEV
TSICR0
$\leftarrow$ 0x00000030
$\leftarrow 0 \times 000000 \mathrm{C} 0$
$\leftarrow 0 \times 00000000$
$\leftarrow 0 \times 00000000$
$\leftarrow 0 \times 00000040$
$\leftarrow 0 \times 00000040$
$\leftarrow 0 \times 00000098$
;PD[6] INTA,PD[5]AN5 , PD[4]AN4
;PD[7]PY , PD[6] PX
;set INTA edge interrupt
;set INTA single edge
;enable INTA
;set INTA positive edge
;[7] enable TSI / PXD ON
;[4] INTA enable
;[3] SPY:ON

TMPA900CM

(b) INTA routine: X-position coordinate measurement (AD conversion start)

| GPIODIC | $\leftarrow$ | $0 x 00000040$ |
| :--- | :--- | :--- |
| TSICR0 | $\leftarrow$ | ;INT request clear |
| TSICR0 | $\leftarrow 0 \times 00000085$ | ;Disable INTA |
|  |  |  |
| ADMOD1 | $\leftarrow 000000 \mathrm{C} 5$ | ;[7] enable TSI |
| A[6] PD6/PD7 : disable input |  |  |
| ADMOD0 | $\leftarrow 0 \times 00000085$ | ;[2] SPX:ON ,[0] SMX:ON |
| ;Set AN5 |  |  |

TMPA900CM

(c) INT4 routine: Y-position coordinate measurement (AD conversion start)

| TSICRO | $\leftarrow$ | 0x000000CA | ;[7] enable TSI |
| :---: | :---: | :---: | :---: |
|  |  |  | ;[6] PD6/PD7 : disable input ;[3] SPY:ON , [1] SMY:ON |
| ADMOD1 | $\leftarrow$ | 0x00000084 | ;set AN4 |
| ADMOD0 | $\leftarrow$ | 0x00000001 | ;start AD conversion |

TMPA900CM


### 3.21.6 Considerations for Using the TSI

1. Recovery from PCM state

In PCM state, Power supply of TSI circuit is turned off. However, it can recover from PCM state because of the touch detection is inputted to PMC from PD6/INTA input pin directly.
Setting example:

| BPDRINT | $\leftarrow$ | 0x00000000 | ; write 0x00000000 to Register |
| :---: | :---: | :---: | :---: |
|  |  |  | ; INT status initial |
| BPARINT | $\leftarrow$ | 0x00000000 | ; INT status initial |
| BPPRINT | $\leftarrow$ | 0x00000000 | ; INT status initial |
| BSMRINT | $\leftarrow$ | 0x00000000 | ; INT status initial |
| BRTRINT | $\leftarrow$ | 0x00000000 | ; INT status initial |
| BPDEDGE | $\leftarrow$ | 0x00000000 | ; Rising edge |
| BPDOE | $\leftarrow$ | 0x000000B0 | PD7(SPY):ON ,PD6(SPX):OFF <br> PD5(SMY):OFF , PD4(SMX):OFF |
| BPDDATA | $\leftarrow$ | 0x00000000 | ; PD6(PXD):ON (pull down) |
| BPDRELE | $\leftarrow$ | 0x00000040 | ; PCM release Enable by INTA |
| ... | $\leftarrow$ | ... | ; and other setting before enter PCM ; refer to PMC chapter |



Note: If it is waked up from PCM state by INTA, the interrupt edge is usable rising /falling both edges. However, if using with TSI, it recommends using rising edge.
3. Port setting

When an intermediate voltage between 0 V and AVCC 3 AD is converted by the AD converter, the intermediate voltage is also applied to normal C-MOS input gates due to the circuit structure.

Take measures against the floating current to PD6 and PD7 by setting TSICR0<INGE> $=1$. When the input to the C -MOS logic is cut off, TSICR0<PTST> that indicates whether or not a pen touch is detected is always set to 1 .

### 3.22 CMOS Image Sensor Interface (CMSI)

The interface to the CMOS image sensor is built in. The CMSI has the following features:

Table 3.22.1 Characteristics of CMSI

| Number of supportable CMOS image sensor valid pixels | $\begin{aligned} & \text { SXGA }(1280 \times 1024), 4 \text { VGA }(1280 \times 960), \text { VGA }(640 \times 480), \\ & \text { QVGA }(320 \times 240), \text { Special }(320 \times 180), \text { QQVGA }(160 \times 120) \\ & \text { CIF }(352 \times 288), \text { QCIF }(176 \times 144) \end{aligned}$ |
| :---: | :---: |
| Input data format | YUV4:2:2, RGB8:8:8, RGB5:6:5 |
| Input data sampling ratio | 8-bit YUV4:2:2 (RGB8:8:8 or RGB5:6:5 if no color space conversion) |
| Pixel clock frequency | Up to 27 MHz |
| Color space conversion function | For an external terminal input YUV4:2:2 <br> $\rightarrow$ RGB5:6:5/ RGB8:8:8 <br> RGB8:8:8, RGB5:6:5 <br> $\rightarrow$ No conversion <br> For an input from the CPU YUV <br> $\rightarrow$ RGB5:6:5/ RGB8:8:8 |
| Downscaling function | $\begin{aligned} \text { 4VGA } & \rightarrow \text { VGA, QVGA, QQVGA } \\ \text { VGA } & \rightarrow \text { QVGA, QQVGA } \\ \text { QVGA } & \rightarrow \text { QQVGA } \end{aligned}$ |
| Trimming function | Data can be trimmed to a desired size. |

### 3.22.1 Block Diagrams

The block diagram of CMSI is shown below:


Figure 3.22.1 CMSI block diagram

### 3.22.2 Description of Operation

### 3.22.2.1 Description

The CMSI captures data sent from a CMOS image sensor in synchronization with the CMSPCK clock. When the downscaling or trimming function is used, only required pixel data is captured according to the specified setting. Next, when color-converting YUV422 into RGB, color space conversion is performed at the point when a pixel of YUV data has been captured, and then the converted RGB data is stored in the FIFO one after another. At the point when the FIFO contains data with a specified number of bytes, write completion interrupt (INTCMSF) is output. This write completion interrupt can be used as a trigger to start DMA data transfer.
The color space conversion circuit is connected to the internal data bus, enabling only the color space conversion function to be used independently when the CMSI is not used to interface a CMOS image sensor. In this case, converted RGB data is stored in the FIFO.

Note: When the CMSI is used to interface a CMOS image sensor, the relationship between CMSPCK and the system clock HCLK should be "CMSPCK x $2 \leq \mathrm{f}_{\text {PCLK". }}$.


Basis timing

### 3.22.2.2 Data Capture



Figure 3.22.2 CMSI timing example
(When CMSVSY is set to Negative, CMSHSY is also set to Negative, and CMSPCK is set to rising edge)

When set to CMSCR<CSRST> = 0 and the start of a frame is detected on the rising edge of the CMSVSY signal (when set to Negative), the CMSI starts capturing data. As valid data, data is captured in the High period of the CMSHBK signal. Capturing is taken place in synchronization with the rising edge of the CMSPCK signal (in the case of rising edge).

The supported data format is the YUV format only. For the data sampling rate, only YUV422 is supported for external I/Fs (If no color space conversion is performed, RGB888 or RGB565).

Note: Ensure 6 CMSPCK clocks or more between rising edge of CMSVSY (Negative setting) and rising edge of CMSHBK (Positive setting). Same applies to other edge combinations.

### 3.22.2.3 Color Space Conversion Circuit

The operation of the color space conversion circuit is controlled by CMSCV[CCVM1:0](CCVM1:0).

When $<$ CCVM1:0> $=0 y 00$, the data from the CMOS image sensor is directly stored in the FIFO without conversion.

When [CCVM1:0](CCVM1:0) $=0 y 01$, the color space conversion circuit converts data in synchronization with data captured from the CMOS image sensor. Each time one pixel of YUV data has been captured, the color space conversion circuit automatically converts the data into RGB format.

When $<$ CCVM1:0> $=0 y 10$, the color space conversion circuit can be accessed from the CPU. In this case, the conversion-source YUV data is set in the CMSYD, CMSUD, and CMSVD registers. The trigger for starting conversion into RGB is set in CMSSCV[CSCVTRG1:0](CSCVTRG1:0). A write to the CMSYD/CMSUD/CMSVD register or a write of 0 y 1 to the conversion start bit (CMSSCV<CSCVST>) can start conversion. In this mode, arrange so that the data from the CMOS image sensor is not input.

When $<$ CCVM1:0> $=0 y 11$, the color space conversion circuit can be accessed by DMA. Conversion-source YUV data is predicated to be ready for YUV of "8-bit Y + 8 -bit $\mathrm{U}+8$-bit $\mathrm{V}+8$-bit Dummy." Writing 32 bits of data in the CMSSCDMA register starts conversion.

Since the S/W is started only when CMSCV<CMCVTRG[1:0]> is set to 0y11, a write of 0 y 1 in the conversion start bit (CMSSCV<CSCVST>) can start conversion.

By using the DMA function together, continuous writes (writing 32-bit data successively) can be given. In this mode, arrange so that the data from the CMOS image sensor is not input.
Note: To access the color space conversion circuit from the CPU, set CMSPCK, CMSHBK, CMSVSY, CMSD[7:0] to function as ports.
(1) RGB color quality adjustment

The RGB format to be used can be specified in CMSCV<CRGBM>. YUV data is converted into RGB data according to the specified conversion formula. The parameters can be adjusted by <CRYG[6:0]>, <CRVG[6:0]>, <CGYG[6:0]>, <CGVG[6:0]>, <CGUG[6:0]>, <CBYG[6:0]>, <CBUG[6:0]>, and <CYOFS[6:0]> in the CMSCVP0/CMSCVP1 register setting. The most significant bit of each register is designated as a sign bit. By setting a two's complement value ( $-2^{6}$ to $2^{6}-1$ ), the initial value of each parameter can be adjusted for increment and decrement. The CMSCVP0 and CMSCVP1 registers are initially set to 0 .

The calculation result of each RGB data is represented as unsigned 8-bit data. If the RGB calculation result is less than 0 , it is treated as 0 . If 256 or larger, it is treated as 255. If the calculation in ( $\mathrm{Y}+\operatorname{CYOFS}[6: 0]$ ) is less than 0 , $(\mathrm{Y}+\operatorname{CYOFS}[6: 0])$ is treated as 0 .

The formula can be selected from the following two types by using the CMSCV<CCVSMMS> bit.

## Mode 1

$R=\frac{256+\text { CRYG[6:0] }}{256} \times(\mathrm{Y}+\mathrm{CYOFS[6:0]})+\frac{350+\text { CRVG[6:0] }}{256} \times(\mathrm{V}-128)$
$G=\frac{256+\text { CGYG[6:0] }}{256} \times(Y+\operatorname{CYOFS[6:0]})-\frac{180+C G V G[6: 0]}{256} \times(V-128)-\frac{86+C G U G[6: 0]}{256} \times(U-128)$
$B=\frac{256+\boxed{\text { CBYG[6:0] }}}{256} \times(Y+\boxed{C Y O F S[6: 0]})$
$+\frac{456+\text { CBUG[6:0] }}{256} \times(U-128)$

## Mode 2

$R=\frac{256+\text { CRYG[6:0] }}{256} \times(Y+C$ CYOFS[6:0] $)+\frac{460+\operatorname{CRVG[6:0]}}{256} \times(\mathrm{V}-128)$
$\mathrm{G}=\frac{256+\mathrm{CGYG[6:0]}}{256} \times(\mathrm{Y}+\underset{\mathrm{CYOFS[6:0]}}{ })-\frac{180+\operatorname{CGVG[6:0]}}{256} \times(\mathrm{V}-128)-\frac{86+\mathrm{CGUG[6:0]}}{256} \times(\mathrm{U}-128)$
$B=\frac{256+\operatorname{CBYG[6:0]}}{256} \times(Y+$ CYOFS[6:0] $) \quad+\frac{543+\operatorname{CBUG[6:0]}}{256} \times(U-128)$

Figure 3.22.3 RGB conversion formula

An example (Mode 1 example) of how the color space conversion circuit converts data is shown in Table 3.22.2.

At this time, the CMSCVP0 and CMSCVP1 registers are set as shown below:

```
<CRYG[6:0]> = 0x2B(43), <CRVG[6:0]> = 0x3A(58),
<CGYG[6:0]> = 0x2B(43), <CGVG[6:0]> = 0x1D(29), <CGUG[6:0]> = 0x0E(14),
<CBYG[6:0]> = 0x2B(43), <CBUG[6:0]> = 0x3D(61)
<CYOFS[6:0]> = 0x70 (-16)
```

Table 3.22.2 Example of conversion by color space conversion circuit (Mode 1)

| Color | YUV data example |  |  | RGB conversion result in color space conversion circuit |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | U | V | R | G | B |
| White | 0xEB | 0x80 | 0x80 | 0xFF | 0xFF | 0xFF |
| Black | 0x10 | 0x80 | 0x80 | 0x00 | 0x00 | 0x00 |
| Red | 0x52 | 0x5A | 0xF0 | 0xFF | 0x00 | 0x00 |
| Green | 0x90 | 0x36 | 0x22 | 0x00 | 0xFF | 0x00 |
| Blue | 0x29 | 0xF0 | 0x6E | 0x 00 | 0x00 | 0xFF |
| Yellow | 0xD2 | 0x10 | 0x92 | 0xFF | 0xFF | 0x00 |
| Cyan | 0xA9 | 0x A6 | 0x10 | 0x00 | 0xFF | 0xFF |
| Magenta | 0x6B | 0x CA | 0xDE | 0xFF | 0x00 | 0xFF |

(2) Using the color space conversion circuit from the CPU

The following shows an example of converting four pixels of data from the YUV4:4:4 to RGB565 format:

Use example:


Note: Before setting the CMSCR register, be sure to set the CMSCV register.

The following shows an example of converting four pixels of data from the YUV4:2:2 to RGB8:8:8 format:

Use example:

| (CMSCV) | $\leftarrow$ | 0x00000030 | Used by the CPU, RGB8:8:8 |
| :---: | :---: | :---: | :---: |
|  |  |  | Conversion start trigger = write to CMSYD |
| (CMSCR) | $\leftarrow$ | 0x00000040 | CMOS image sensor operation status |
|  |  |  | QQVGA, interrupt CMSVSY |
|  |  |  | FIFO pointer clear |
| (CMSSCTR) | $\leftarrow$ | 0x00000000 | No Down Scaling, No Trimming |
| (CMSUD) | $\leftarrow$ | $0 \times 00000011$ | YUV color difference signal write |
| (CMSVD) | $\leftarrow$ | 0x00000012 | YUV color difference signal write |
| (CMSYD) | $\leftarrow$ | $0 \times 00000013$ | YUV brightness signal write \& Conversion start first pixel |
| (CMSYD) | $\leftarrow$ | 0x00000023 | YUV brightness signal write \& Conversion start second pixel |
| (CMSUD) | $\leftarrow$ | $0 \times 00000031$ | YUV color difference signal write |
| (CMSVD) | $\leftarrow$ | 0x00000032 | YUV color difference signal write |
| (CMSYD) | $\leftarrow$ | 0x00000033 | YUV brightness signal write \& Conversion start third pixel |
| (CMSYD) | $\leftarrow$ | 0x00000043 | YUV brightness signal write \& Conversion start fourth pixel |
| (CMSFPT) | $\rightarrow$ | CPU register | RGB data read |

[^5](3) Using the color space conversion circuit from the CPU (using DMA)

The following shows an example of converting data from the YUV to RGB format using the DMA function:

In this mode, YUV data should have been ready being lined as 8 bits $\times 3+8$-bit Dummy in the order of $Y$, U , and V in the DMA source memory in advance.


Figure 3.22.4 YUV $\rightarrow$ RGB888 conversion data flow image: FIFO Read window 4bytes

By determining the period using tools such as Timer while considering the data amount and processing time of one DMA burst write, write YUV data successively by DMA started by Timer to perform a conversion YUV -> RGB by one clock. Each time 32 bytes or 48 bytes of RGB data has been stored in the FIFO, data read DMA is started from the FIFO.

### 3.22.2.4 Reading Data from the FIFO

(1) When the CMSI is used to interface a CMOS image sensor (CMSCV[CCVM1:0](CCVM1:0) $=0 y 00$ or $0 y 01$ )
The RGB data generated by the color space conversion circuit is stored in the FIFO sequentially. INTCMSF is generated when 32 bytes or more of data are stored in the FIFO or when 48 bytes or more of data are stored in the FIFO.
For details, see the table below.

- Data input from external pin (CMOS camera)

| Input Data Format | FIFO Output Format | FIFO Interrupt Water_Mark | Output Data Format | CMSCV Register Configuration |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CRGBM | CCVM1 | CCVM0 |
| YUV4:2:2 | Without Dummy | 32bytes | RGB5:6:5 | 0 | 0 | 1 |
|  | With Dummy *Note 1 | 48bytes | RGB8:8:8 | 1 | 0 | 1 |
| RGB8:8:8 | With Dummy *Note 1 | 32bytes | RGB8:8:8 | 1 | 0 | 0 |
| $\begin{gathered} \text { RGB8:8:8 } \\ \text { +Dummy8 } \\ \text { or } \\ \text { RGB5:6:5 } \end{gathered}$ | Without Dummy | 32bytes | $\begin{gathered} \text { RGB8:8:8 } \\ \text { +Dummy8 } \\ \text { or } \\ \text { RGB5:6:5 } \end{gathered}$ | 0 | 0 | 0 |

Note : Dummy data is added only when the window of the FIFO buffer read register is configured to read 4 bytes of data at a time (CMCCR<CSFOW> = 0). Please note that dummy data is not added if CMCCR<CSFOW> $=1$ ( $a$ byte of data reading). Refer to 3.22 .2 (4) (4) "Formats of RGB Storage from FIFO buffer into the CMSFPT register" for details.

CMOS image sensor data is stored in the FIFO synchronously to the external CMSPCK clock. Therefore, the clock of DMA (internal HCLK) should be set appropriately to prevent the FIFO from overflowing. Reading the FIFO while valid data is not stored in it corrupts the FIFO pointer. If this happens, clear the FIFO pointer by resetting the CMSI circuit with CMSCR<CSRST> and start again.(When CMSCV $<$ CCVM1:0> $=0 y 00$ or $0 y 01$, CMSCR $<$ CFPCLR $>$ is invalid.)
(2) When the color space conversion circuit is used by writing YUV data in internal registers without connecting a CMOS image sensor (CMSCV[CCVM1:0](CCVM1:0) $=0 y 10$ or 0y11)

The RGB data generated by the color space conversion circuit is stored in the FIFO sequentially. When used by the CPU, INTCMSF is also generated when 32 bytes or more of data are stored in the FIFO or when 48 bytes or more of data are stored in the FIFO, as in the case of connecting a CMOS image sensor. For details, see the table below.

Reading the FIFO while valid data is not stored in it corrupts the FIFO pointer. If this happens, reset the FIFO pointer by using CMSCR<CFPCLR> and then write new YUV data.

- Data Input from Internal Registers

| Input Data Format | FIFO Output Format | FIFO interrupt Water_Mark | Output Data Format | CMSCV Register Configuration |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CRGBM | CCVM1 | CCVM0 |
| CMSYD | Without Dummy | 32bytes | RGB5:6:5 | 0 | 1 | 0 |
| CMSUD <br> CMSVD | With Dummy *Note | 48bytes | RGB8:8:8 | 1 | 1 | 0 |
|  | Without Dummy | 32bytes | RGB5:6:5 | 0 | 1 | 1 |
| CMSSCDMA | With Dummy <br> *Note | 48bytes | RGB8:8:8 | 1 | 1 | 1 |

Note : Dummy data is added only when the window of the FIFO buffer read register is configured to read 4 bytes of data at a time (CMCCR<CSFOW> = 0). Please note that dummy data is not added if CMCCR<CSFOW> $=1$ ( $a$ byte of data reading). Refer to3.22.2.4(4) "Formats of RGB Storage from FIFO buffer into the CMSFPT register" for details.
(3) Precautions for using DMA

When the RGB888 format (CMSCV<CRGBM>=1) is used and color space conversion is not performed (CMSCV[CCVM1:0](CCVM1:0)=0y00), the FIFO cannot be read with DMA requests. The CMSFPT register should be read by the CPU.
DMA requests are generated with the same conditions as those for the INTCMSF interrupt.

INTCMSF requests are cleared by software whereas DMA requests cannot be cleared by software. Each DMA request is cleared when 32 bytes or 48 bytes of data are read from the FIFO. For details, see figure 3.22 .5 below.


Figure 3.22.5 Example of INTCMSF and DMA Request Generation When the Watermark Level Is 32 Bytes
(4) Formats of RGB Storage from FIFO buffer into the CMSFPT register The formats of storage into the FIFO are shown below:
(a) For 4 -byte read in No dummy
$(\mathrm{CMSCR}<\mathrm{CSFOW}>=0, \mathrm{CMSCV}<\mathrm{CRGBM}>=0)$

(b) For 4-byte read in Dummy $(\mathrm{CMSCR}<\mathrm{CSFOW}>=0, \mathrm{CMSCV}<\mathrm{CRGBM}>=1)$

(c) For 1-byte read
$(\mathrm{CMSCR}<\mathrm{CSFOW}>=1, \mathrm{CMSCV}<\mathrm{CRGBM}>=0$ or 1$)$


First time
---- : Second time
-. - : Third time
-..- : Forth time

### 3.22.2.5 Color Space Conversion Circuit Bypassing Function for External Inputs

This mode directly inputs the RGB format when inputting image data from external terminals. The internal color space conversion circuit is bypassed.

The layout for FIFO buffer is shown below:


Figure 3.22.6 Data Flow When Using RGB888 and No Color Space Conversion

Note: Before setting the CMSCR register, be sure to set the CMSCV register

### 3.22.2.6 Interrupt

The CMOS image sensor can generate two types of interrupts.

- Interrupt in synchronization with external input signals (CMOSHBK or CMSHSY)
CMSHSY synchronization when CMSCR<CINTSEL> $=0$
CMOSHBK synchronization when CMSCR<CINTSEL> $=1$
- At the point when a specified size is written to the FIFO buffer 32 bytes or 48 bytes

Note 1: Interrupts are generated not by the number of bytes stored in the FIFO buffer but by the number of bytes written to the FIFO buffer. For example, let us assume that 32 bytes have been written into the FIFO and an interrupt has been generated. In this case, if another byte is read and then another byte is written brinnging the total number of bytes in the FIFO buffer to 32 bytes, a new interrupt will not be generated. This is because only one byte has been written to the FIFO buffer. For details, see Figure 3.22.5.

Mask bits and flags corresponding to each interrupt are available. Both interrupts are level-sensitive. Each interrupt flag is cleared by a write to the relevant register.

### 3.22.2.7 Downscaling Function

The original data from the CMOS image sensor can be downscaled to $1 / 2,1 / 4$ and $1 / 8$ sizes. Downscaling is set in CMSSCTR[CSCL1:0](CSCL1:0). Table 3.22.3 shows the relationship between each setting and the number of obtained pixels. This function is available only with $4 \mathrm{VGA}^{-}$, VGA-, QVGA-sized CMOS image sensor pixel count. Note that this function cannot be used at the same time as the trimming function. In the mode without color conversion (CMSCV[CCVM1:0](CCVM1:0) $=0 \mathrm{y} 00$ ), this function also cannot be used.

Table 3.22.3 Downscaling correspondence table

| CMOS sensor <br> size (number of <br> pixels) | $1 / 2$ downscaling <br> CMSSCTR[CSCL1:0](CSCL1:0) <br> $=0 y 01$ | $1 / 4$ downscaling <br> CMSSCTR[CSCL1:0](CSCL1:0) <br> $=0 y 10$ | $1 / 8$ downscaling <br> CMSSCTR[CSCL1:0](CSCL1:0) <br> $=0 y 11$ |
| :---: | :---: | :---: | :---: |
| $4 V G A(1280 \times 960)$ | VGA $(640 \times 480)$ | QVGA $(320 \times 240)$ | QQVGA $(160 \times 120)$ |

The examples of data capturing when set to $1 / 2,1 / 4$, and $1 / 8$ when using 4 VGA ( $1280 \times 960$ ) are shown in Figure 3.22.7 below:



Figure 3.22.7 $1 / 2$ downscaling image

### 3.22.2.8 Trimming Function

The trimming function enables the CMOS image sensor data to be trimmed from a desired trimming start point to a desired size. The trimming function is enabled by setting CMSSCTR<CTREN $>$ to 1 . The start and end points are set in the CMSTS(Vertical/Horizontal) and CMSTE(Vertical/Horizontal) registers.

The following shows an example of how to set the trimming function.
Note that this function cannot be used at the same time as the scaling function. In the mode without color conversion ( $\mathrm{CMSCV}\langle\mathrm{CCVM1}: 0\rangle=0 \mathrm{y} 00$ ), this function also cannot be used.

Example of trimming setting

- CMOS sensor size (number of pixels) CIF ( $352 \times 288$ ) CMSCR1[CSIZE3:0](CSIZE3:0) $=0 y 1000$
- Trimming size QVGA ( $320 \times 240$ )

CMSTS $=0 \times 00100018$
CMSTE $=0 \times 00 F F 0157$


Figure 3.22.8 Trimming function image

### 3.22.3 Description of Registers

The following lists the SFRs:
Base address = 0xF202_0000

| Register <br> Name | Address <br> (base+) | Description |
| :--- | :--- | :--- |
| CMSCR | $0 \times 000$ | CMOS Image Sensor Control Register |
| CMSCV | $0 \times 004$ | CMOS Image Sensor Color Space Conversion Register |
| CMSCVP0 | $0 \times 008$ | CMOS Image Sensor Color Conversion Parameter Register0 |
| CMSCVP1 | $0 \times 00 \mathrm{C}$ | CMOS Image Sensor Color Conversion Parameter Register1 |
| CMSYD | $0 \times 010$ | CMOS Image Sensor Soft Conversion Y-data Resister |
| CMSUD | $0 \times 014$ | CMOS Image Sensor Soft Conversion U-data Resister |
| CMSVD | $0 \times 018$ | CMOS Image Sensor Soft Conversion V-data Resister |
| CMSFPT | $0 \times 020$ | CMOS Image Sensor FIFO Port Read Register |
| CMSCSTR | $0 \times 024$ | CMOS Image Sensor Scaling \& Trimming Control Register |
| CMSTS | $0 \times 030$ | CMOS Image Sensor Trimming Space Start Point Setting Register |
| CMSTE | $0 \times 034$ | CMOS Image Sensor Trimming Space End Point Setting Register |
| CMSSCDMA | $0 \times 040$ | CMOS Image Sensor Soft Conversion DMA YUV-Data |

The CMSI has 14 types of registers. They are connected to the CPU with the 32 -bit bus.
When the CMSI is used to interface a CMOS image sensor (CMSCV $<$ CCVM1:0> $=0 y 01$ ), the settings of the following registers take effect after detecting the first rising edge (when selected to Negative) of the CMSVSY signal after they have been changed.

CMSCR[CSIZE3:0](CSIZE3:0), CMSCV<CRGBM><br>CMSRYG, CMSRUG, CMSGYG, CMSGUG, CMSGVG,<br>CMSBYG, CMSBVG, CMSTOFS,<br>CMSSCTR, CMSTSH, CMSTSV, CMSTEH, CMSTEV

1. CMSCR (CMOS Image Sensor Control Register)

Address $=\left(0 x F 202 \_0000\right)+(0 \times 0000)$

| Bit | $\begin{gathered} \text { Bit } \\ \text { Symbol } \end{gathered}$ | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:20] | - | - | Undefined | Read undefined. Write as zero. |
| [19] | Reserved | R/W | Undefined | Read undefined. Write as zero. |
| [18] | CSFOW | R/W | OyO | FIFO Read Window "CMSFPT" switch OyO: Use 4 bytes <br> 0y1: Use 1 byte |
| [17] | CSINTF | R/W | Oy0 | CMOS sync interrupt flag  <br> During READ During WRITE <br> Oy0: No interrupt Oy0: Interrupt flag clear <br> Oy1: With interrupt Oy1: Invalid |
| [16] | CFINTF | R/W | OyO | FIFO interrupt flag  <br> During READ During WRITE <br> Oy0: No interrupt OyO: Interrupt flag clear <br> Oy1: With interrupt Oy1: Invalid |
| [15] | CSINTM | R/W | Oy0 | CMOS sync interrupt mask setting OyO: Interrupt masked <br> 0y1: Interrupt enabled |
| [14] | CFINTM | R/W | OyO | FIFO interrupt mask setting 0y0: Interrupt masked <br> 0y1: Interrupt enabled |
| [13] | CDEDLY | R/W | Oy0 | Enable data delay function Oy0: Disable <br> 0y1: Enable |
| [12] | CVSYPH | R/W | Oy0 | VSYNC signal phase <br> OyO: Negative <br> 0y1: Positive |
| [11] | CHSYPH | R/W | OyO | HSYNC signal phase <br> OyO: Negative <br> 0y1: Positive |
| [10] | CHBKPH | R/W | OyO | HBK signal phase OyO: Negative 0y1: Positive |
| [9] | CPCKPH | R/W | Oy0 | PCK signal data capture edge select <br> OyO: Rise Up <br> 0y1: Fall Down |
| [8] | CFOVF | R/W | Oy0 | FIFO Over Write Flag  <br> During READ During WRITE <br> Oy0: No overwrite Oy0: Flag clear <br> Oy1: No overwrite Oy1: Invalid |
| [7] | CFDEF | RO | OyO | FIFO Status Flag OyO: No valid data 0y1: With valid data |
| [6] | CFPCLR | wo | Oy0 | FIFO pointer clear 0yO: Invalid <br> 0y1: Clear *Note 1 |
| [5] | CINTSEL | R/W | Oy0 | CMOS sync interrupt generation timing setting 0yO: CMSVSY <br> 0y1: CMSHBK |
| [4:1] | CSIZE3:0 | R/W | Oy0000 | CMOS image sensor size (number of pixels) select <br> 0y0000: QQVGA Oy0001: QVGA Oy0010: 320*180 0y0011: VGA <br> 0y0100: Reserved 0y0101:4VGA 0y0110SXGA 0y0111: QCIF <br> 0y1000: CIF Oy1001: Reserved Oy1010:Reserved <br> 0y1011 to 0y1111: Reserved |
| [0] | CSRST | R/W | OyO | CMOS IS circuit reset OyO: Invalid 0y1: Reset |

Note: Valid only when CMSCV<CCVM>[1] = 1 .

## [Explanation]

a. <CSFOW>

Switches the windows of the FIFO buffer read registers.
0y0: 4 bytes (However, the high-order 1 byte is invalid data when RGB888)
$0 y 1$ : Byte (The high-order 3 bytes are invalid data)
b. <CSINTF $>$

Shows the state of CMOS input signal sync interrupts during read; and clears interrupt flags during write.
During READ During WRITE
$0 y 0$ : No sync interrupt $0 y 0$ : Interrupt flag clear
$0 y 1$ : With sync interrupt $0 y 1$ : Invalid
c. <CFINTF>

Shows the state of FIFO interrupts during read; and clears interrupt flags during write.
During READ During WRITE
0y0: No FIFO interrupt $0 y 0$ : Interrupt flag clear
$0 y 1$ : With FIFO interrupt $0 y 1$ : Invalid
d. $<$ CSINTM $>$

Sets the mask for CMOS input signal sync interrupts.
0y0: Sync interrupt masked
$0 y 1$ : Sync interrupt enabled
e. <CFINTM>

Sets the mask for FIFO interrupts.
0y0: FIFO interrupt masked
0y1: FIFO interrupt enabled
f. $<$ CDEDLY $>$

Captures a valid signal capture point after a delay of one clock.
0y0: Normal
$0 y 1$ : 1-clock delay

## g. <CVSYPH>

Selects the positive/negative logic of the vertical sync signal CMSVSY.
0y0: Negative logic (Negative)
$0 y 1$ : Positive logic (Positive)

## h. <CHSYPH>

Selects the positive/negative logic of the horizontal sync signal CMSHSY.
0y0: Negative logic (Negative)
$0 y 1$ : Positive logic (Positive)
i. $<\mathrm{CHBKPH}>$

Selects the positive/negative logic of the valid data detection signal CMSHBK.
0y0: Negative logic (Negative): Understands data to be valid when the signal is "L".
$0 y 1$ : Positive logic (Positive): Understands data to be valid when the signal is "H".
j. <CPCKPH>

Selects the rising/falling of the data capture edge in the clock CMSPCK signal that latches data.

0y0: Rising edge
$0 y 1$ : Falling edge
k. <CFOVF>

This is the flag showing that the data accumulated in the FIFO is updated before read. This bit is not cleared automatically. Clear it by writing 0 .

```
During READ
During WRITE
0y0: No overwrite 0y0: Flag clear
0y1: Overwrite occurred 0y1: Invalid
```

1. $<$ CFDEF $>$

This is the flag showing that the FIFO contains valid data. This bit is read-only and cannot be cleared by an instruction. Until all data in the FIFO is read or $<$ CFPCLR $>=0$ is used to reset internally, 1 is retained.
0y0: No valid data
0y1: With valid data
m. <CFPCLR>

If data is input from internal register, writing $0 y 1$ clears the FIFO read/write pointer. It is set to 0 when it is read. Writing is invalid if the data is input from external pin of CMOS image sensor. When you clear this bit, use $<$ CSRST $>$ bit.
n. <CINTSEL $>$

Selects the generation timing of the external signal sync interrupt which has two types.
0 y 0 : Generates at CMSVSY rising edge ( $<\mathrm{CVSYPH}>=0$ : when set to NEGATIVE) or generates at CMSVSY falling edge (<CVSYPH $>=1$ : when set to POSITIVE)

0y1: Generates at CMSHBK rising edge (<CHBKPH $>=0$ : when set to NEGATIVE) or generates at CMSHBK falling edge ( $<\mathrm{CHBKPH}>=1$ : when set to POSITIVE)
o. $<$ CSIZE3:0>

Selects the number of valid pixels of the CMOS image sensor.
p. <CSRST $>$

Resets the circuitry in the CMOS image sensor.
When changing internal settings, reset the circuitry in the CMOS image sensor.
Reset procedure: configure $<$ CSRST $>$ in order of 0,1 (hold it for 2 CMSPCK clocks or more) and 0.

0y0: During normal operation
$0 y 1$ : Internal circuit initialization (When redoing circuit settings, set this bit to 1.)
Note: When read the FIFO by DMA, generated DMA request can be cleared only at the end of DMA burst transfer. This bit can not clear it. When reset CMSI circuit during reading FIFO by DMA, disable DMA channel after detecting the end of DMA burst transfer by DMASoftBReq[5] bit. Please refer to Figure 3.22.9 and Figure 3.22.10.
2. CMSCV (CMOS Image Sensor Color Space Conversion Register)

| Address $=\left(0 \times F 202 \_0000\right)+(0 \times 0004)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:10] | - | - | Undefined | Read undefined. Write as zero. |
| [9] | CSCVST | WO | OyO | S/W conversion start <br> Oy0: Invalid <br> 0y1: Conversion start |
| [8:7] | CSCVTRG[1:0] | R/W | Oy0 | S/W conversion start trigger select <br> (Enabled only when CCVM1 $=0 y 1$ and CCVM0 $=0 y 0$ ) <br> Oy00: Write to CMSYD Oy01: Write to CMSUD <br> 0y10: Write to CMSVD 0y11: Write 1 to <CSCVST> |
| [6] | cCVSMMS | R/W | OyO | Color space conversion factor mode select <br> Oy0: Mode 1 <br> 0y1: Mode 2 |
| [5] | CRGBM | R/W | Oy0 | RGB mode switching and FIFO Water Mark setting Refer to the following table for details. |
| [4:3] | CCVM[1:0] | R/W | 0y10 | Color space conversion circuit input source Refer to the following table for details. |
| [2] | DMAEN | R/W | Oy0 | DMA control <br> Oy0: DMA request OFF <br> 0y1: DMA request ON |
| [1:0] | - | - | Undefined | Read undefined. Write as zero. |

Note: When changing CMSCV[CCVM1:0](CCVM1:0), keep CMSCR<CSRST>= 1 to be set.
Configure CRGBM and CCVM [1:0] according to the following table.

- Data input from external pin (CMOS camera)

| Input Data <br> Format | FIFO Output Format | FIFO Interrupt <br> Water_Mark | Output Data <br> Format | CMSCV Register <br> Configuration |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Without Dummy | 32bytes |  | 0 | 0 | 1 |
|  | With Dummy <br> *Note 1 | 48bytes | RGB8:8:8 | 1 | 0 | 1 |
| RGB8:8:8 | With Dummy <br> *Note 1 | 32bytes | RGB8:8:8 | 1 | 0 | 0 |
| RGB8:8:8 <br> +Dummy8 <br> or | Without Dummy | 32bytes | RGB8:8:8 <br> RGB5:6:5 | Dummy8 <br> or <br> RGB5:6:5 | 0 | 0 |

- Data Input from Internal Registers

| Input Data <br> Format | FIFO Output Format | FIFO interrupt <br> Water_Mark | Output Data <br> Format | CMSCV Register <br> Configuration |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Without Dummy |  |  | 0 | 1 | 0 |
|  | With Dummy <br> *Note | 48bytes | RGB8:8:8 | 1 | 1 | 0 |
| CMSSCDMA | Without Dummy | 32bytes | RGB5:6:5 | 0 | 1 | 1 |
|  | With Dummy <br> *Note | 48bytes | RGB8:8:8 | 1 | 1 | 1 |

Note : Dummy data is added only when the window of the FIFO buffer read register is configured to read 4 bytes of data at a time (CMCCR<CSFOW> = 0). Please note that dummy data is not added if CMCCR<CSFOW> $=1$ ( $a$ byte of data reading). Refer to 3.22.2.4 (4) "Formats of RGB Storage from FIFO buffer into the CMSFPT register" for details.
3. CMSCVP0 (CMOS Image Sensor Color Space Conversion Parameter Register0)

Address $=\left(0 x F 202 \_0000\right)+(0 \times 0008)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value |  |
| :--- | :--- | :--- | :--- | :--- |
| $[31]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[30: 24]$ | CGVG[6:0] | R/W | Oy000000 | Color space conversion parameter <br> V of Green Color Adjustment |
| $[23]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[22: 16]$ | CGYG[6:0] | R/W | Oy000000 | Color space conversion parameter <br> Y of Green Color Adjustment |
| $[15]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[14: 8]$ | CRVG[6:0] | R/W | Oy000000 | Color space conversion parameter <br> V of Red Color Adjustment |
| $[7]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[6: 0]$ | CRYG[6:0] | R/W | 0y000000 | Color space conversion parameter <br> Y of Red Color Adjustment |

4. CMSCVP1 (CMOS Image Sensor Color Space Conversion Parameter Register1)

Address $=\left(0 \times F 202 \_0000\right)+(0 \times 000 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[30: 24]$ | CYOFS[6:0] | R/W | Oy000000 | Color space conversion parameter <br> Y Offset of Red/Green/Blue Color Adjustment |
| $[23]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[22: 16]$ | CBUG[6:0] | R/W | Oy000000 | Color space conversion parameter <br> U of Blue Color Adjustment |
| $[15]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[14: 8]$ | CBYG[6:0] | R/W | Oy000000 | Color space conversion parameter <br> Y of Blue Color Adjustment |
| $[7]$ | - | - | Undefined | Read undefined. Write as zero. <br> $[6: 0]$ |
|  | CGUG[6:0] | R/W | Oy000000 | Color space conversion parameter <br> U of Green Color Adjustment |

5. CMSYD (CMOS Image Sensor Soft Conversion Y-data Register)

Address $=\left(0 x F 202 \_0000\right)+(0 \times 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | CYD[7:0] | wo | Undefined | Software color space conversion Y data setting |

Note: Although a 32-bit register, 8-bit access is also possible. Only when a write is given in the register of low-order 8 bits, color space conversion can be started.
6. CMSUD (CMOS Image Sensor Soft Conversion U-data Register)

Address $=\left(0 x F 202 \_0000\right)+(0 x 0014)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | CUD[7:0] | wo | Undefined | Software color space conversion U data setting |

Note: Although a 32-bit register, 8-bit access is also possible. Only when a write is given in the register of low-order 8 bits, color space conversion can be started.
7. CMSVD (CMOS Image Sensor Soft Conversion V-data Register)

Address $=\left(0 x F 202 \_0000\right)+(0 x 0018)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | CVD[7:0] | wo | Undefined | Software color space conversion V data setting |

Note: Although a 32-bit register, 8-bit access is also possible. Only when a write is given in the register of low-order 8 bits, color space conversion can be started.
(1) FIFO port register

Reading this register can read the data accumulated in the FIFO.

1. CMSFPT (CMOS Image Sensor FIFO Port Read Register)

Address $=\left(0 \times F 202 \_0000\right)+(0 \times 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | CFIF[31:0] | RO | Undefined | FIFO Port Read Register |

(2) Downscaling / trimming setting register

This register selects downscaling sizes and sets trimming sizes.

1. CMSSCTR (CMOS Image Sensor Scaling \& Trimming Control Register)

2. CMSTS (CMOS Image Sensor Trimming Space Start point Setting Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:26] | - | - | Undefined | Read undefined. Write as zero. |
| [25:16] | CTSV[9:0] | R/W | $0 y 0000000000$ | Trimming vertical start point setting register |
| [15:11] | - | - | Undefined | Read undefined. Write as zero. |
| [10:2] | CTSH[10:2] | R/W | 0y000000000 | Trimming horizontal start point setting register |
| [1:0] | CTSH[1:0] | RO | 0y00 | Trimming horizontal start point setting register Since horizontal trimming is possible only at every four pixels, these two bits are always fixed to $0 y 00$. |

3. CMSTE (CMOS Image Sensor Trimming Space End point Setting Register)

Address $=\left(0 x F 202 \_0000\right)+(0 x 0034)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 26]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[25: 16]$ | CTEV[9:0] | R/W | Oy0000000000 | Trimming vertical endpoint setting register |
| $[15: 11]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[10: 2]$ | CTEH $[10: 2]$ | R/W | 0y000000000 | Trimming horizontal start point setting register |
| $[1: 0]$ | CTEH[1:0] | RO | $0 y 11$ | Trimming horizontal start point setting register <br> Since horizontal trimming is possible only at every four pixels, <br> these two bits are always fixed to 0y11. |

4. CMSSCDMA (CMOS Image Sensor Soft Conversion DMA YUV-Data)

Address $=\left(0 x F 202 \_0000\right)+(0 \times 0040)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 24]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[23: 16]$ | CVD[7:0] | WO | Undefined | Software color space conversion V data setting |
| $[15: 8]$ | CUD[7:0] | WO | Undefined | Software color space conversion U data setting |
| $[7: 0]$ | CYD[7:0] | WO | Undefined | Software color space conversion Y data setting |

3.22.4 Connection Examples

1) Example of connection with CMSI


### 3.22.5 Cautions during CMSI Use

Before using the CMSI, please carefully read the following for proper use of the CMSI.

1) Relationship between CMSPCK and the system clock (fpclk)

When the CMSI is used to interface a CMOS image sensor (CMSCV<CCVM[1:0]> $=0 y 00$ or 0 y 10 ), make sure that the relationship between the CMSPCK input clock and the system clock ( $\mathrm{f}_{\mathrm{PcLL}}$ ) is "CMSPCKx $2 \leq \mathrm{f}_{\text {PCLK }}$.
2) After completing all settings, set the CMSI to the normal operation state ( $\mathrm{CMSCR}<\mathrm{CSRST}>=0$ ).
When changing settings, reset the CMSI first, and then set the CMSI again after completing the setting.
3) When the color space conversion circuit is accessed by the CPU

When using the CMSI color space conversion circuit while being set to the setting which allows the circuit to be accessed by the CPU (CMSCV[CCVM1:0](CCVM1:0) $=0 y 11$ ), CMSPCK, CMSHBK, CMSVSY, and CMSD[7:0] should be set as ports (PW0 to PW7, PV0 to PV2) in order to avoid the data from the CMOS sensor from being input.
4) The CMSI accumulates the data from a CMOS image sensor into the FIFO asynchronously with CPU operation. Therefore, decide the priority of DMA so that the FIFO will not overflow.
5) Reset CMSI during requesting DMA

When read the FIFO (CMSFPT register) by DMA, generated DMA request can be cleared only at the end of DMA burst transfer. CMSCR<CSRST> bit can not clear it. When resetting CMSI circuit during reading FIFO by DMA, disable DMA channel after detecting the end of DMA burst transfer by DMASoftBReq[5] bit. Please refer to Figure 3.22.9 and Figure 3.22.10.


Figure 3.22.9 Example of Problem When the Watermark Level is 32 Bytes and the CMSI is Reset during a DMA Burst Transfer (Transfer Width: 8 Bits, Burst Size: 32 Beats)


Figure 3.22.10 Example of Recommended Operation Flow when the Watermark Level is 32 Bytes and the CMSI is Reset during a DMA Burst Transfer (Transfer Width: 8 Bits, Burst Size: 32 Beats)

### 3.23 Real-Time Clock/Melody Alarm Generator (RTCMLD)

### 3.23.1 Functional Overview

The circuits include Real-Time Clock, Melody and Alarm generator block.
The base clock is 32 kHz low frequent.
Each circuit function is showed below.

1) Melody:

- Can generate melody waveforms at any frequency from 4 Hz to 5461 Hz .

2) Alarm:

- Can generate eight patterns of alarm output.
- Can generate five types of fixed-interval interrupts $(1 \mathrm{~Hz}, 2 \mathrm{~Hz}, 64 \mathrm{~Hz}$, 512 Hz and 8192 Hz ).

3) RTC :

- 32 -bit counter that counts up every second
- Compare 32 -bits counter value, and generate interrupt requests (Resume request to the PMC is also corresponded)


### 3.23.2 Block Diagram



### 3.23.3 Operational Description

### 3.23.3.1 Melody Generator

(1) Operational overview

Based on the low-speed clock ( 32.768 kHz ), clock waveforms at any frequency from 4 Hz to 5461 Hz can be generated and output from the MLDALM pin.
By connecting buzzer etc outside, melody sounds can easily be played.
The melody frequency is calculated as below.
XTIN $=32.768[\mathrm{kHz}]$
Melody output waveform $\quad f_{M L D}[H z]=32768 /(2 \times N+4)$
Melody setting value $\quad \mathrm{N}=\left(16384 / \mathrm{f}_{\mathrm{MLD}}\right)-2$
Note: The value $N$ is set through the MLDFRQ<MLDF> register:
$\mathrm{N}=1$ to 4095 (0x001 to 0xFFF)
Setting $\mathrm{N}=0$ is prohibited.
*For the above equation, see the waveform diagram below.
(For reference: Basic tone scale setting table)

| Tone <br> scale | Frequency <br> $[\mathrm{Hz}]$ | MLDFRQ<MLDF> <br> Register value: N |
| :---: | :---: | :---: |
| C | 264 | $0 \times 03 \mathrm{C}$ |
| D | 297 | $0 \times 035$ |
| E | 330 | $0 \times 030$ |
| F | 352 | $0 \times 02 \mathrm{D}$ |
| G | 396 | $0 \times 027$ |
| A | 440 | $0 \times 023$ |
| B | 495 | $0 \times 01 \mathrm{~F}$ |
| C | 528 | $0 \times 01 \mathrm{D}$ |



Figure 3.23.1 Melody waveform
(2) Flowchart for melody setting


Note: The MLDFRQ in the flowchart can not read. Therefore, switch to the next step after the data was written and the 3 -clocks of 32 kHz (approx. $93 \mu \mathrm{~s}$ ) passed. In the other registers, switch to the next step after the data was written and confirmed the updated data by data polling.

### 3.23.3.2 Alarm Generator

(1) Operational overview

At the frequency $(4096 \mathrm{~Hz})$ divided based on the low-speed clock $(32.768 \mathrm{kHz})$, eight types of alarm waveforms can be generated and output from the MLDALM pin.

By connecting buzzer etc outside, alarm sounds can easily be played.
The free-running counter in the alarm generator can be used to generate five types of interval interrupts ( $1 \mathrm{~Hz}, 2 \mathrm{~Hz}, 64 \mathrm{~Hz}, 512 \mathrm{~Hz}$ and 8192 Hz ).
(Alarm pattern setting table)

| ALM register <br> setting | Alarm waveform |
| :---: | :---: |
| $0 \times 00$ | Fixed at 0 |
| $0 \times 01$ | AL1 pattern |
| $0 \times 02$ | AL2 pattern |
| $0 \times 04$ | AL3 pattern |
| $0 \times 08$ | AL4 pattern |
| $0 \times 10$ | AL5 pattern |
| $0 \times 20$ | AL6 pattern |
| $0 \times 40$ | AL7 pattern |
| $0 \times 80$ | AL8 pattern |
| Others | Undefined <br> (Do not set) |

Example: Various alarm waveform patterns

(2) Flowchart for alarm generator setting


Note: The ALMPATERN register in the flowchart can not read. Therefore, switch to the next step after the data was written and the 3 -clocks of 32 kHz (approx. $93 \mu \mathrm{~s}$ ) passed. In the other registers, switch to the next step after the data was written and confirmed the updated data by data polling.

### 3.23.4 Real-Time Clock

(1) Operational overview

The real-time clock (32 bit counter) can count every second based on the frequency ( 1 Hz ) divided from the low-speed clock $(32.768 \mathrm{kHz})$.
The current count value can be read from the RTCDATA register. Clock function can be easily realized

By comparing the count value with the value set in the RTCCOMP register, an interrupt can be generated (can also be used as the resume signal from PCM (Power Cut Mode) state).

The counter value can be changed arbitrarily by setting a value in the RTCPRST register.
To keep counting time, power supply is always turned on. Even if there is no external factor to Wakeup from PCM mode, RTC can issue a power resume request to the PMC, the operation of the 1A power supply circuit can be resumed.
(2) Flowchart for real-time clock setting


Note: Switch to the next step after the data was written and the 3-clocks of 32 kHz (approx. $93 \mu \mathrm{~s}$ ) passed.

### 3.23.5 Register descriptions

The following lists the SFRs:
Base address $=0 \times F 003 \_0000$

| Register <br> Name | Address <br> (base+) |  |
| :--- | :--- | :--- |
| RTCDATA | $0 \times 0000$ | RTC Data Register |
| RTCCOMP | $0 \times 0004$ | RTC Compare Register |
| RTCPRST | $0 \times 0008$ | RTC Preset Register |
| MLDALMINV | $0 \times 0100$ | Melody Alarm Invert Register |
| MLDALMSEL | $0 \times 0104$ | Melody Alarm signal Select Register |
| ALMCNTCR | $0 \times 0108$ | Alarm Counter Control Register |
| ALMPATERN | $0 \times 010 C$ | Alarm Pattern Register |
| MLDCNTCR | $0 \times 0110$ | Melody Counter Control Register |
| MLDFRQ | $0 \times 0114$ | Melody Frequency Register |
| RTCALMINTCTR | $0 \times 0200$ | RTC ALM Interrupt Control Register |
| RTCALMMIS | $0 \times 0204$ | RTC ALM Interrupt Status Register |

1. RTCDATA (RTC Data Register)

| Address $=\left(0 x F 003 \_0000\right)+(0 \times 0000)$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| $[31: 0]$ | RTCCOUNT | RO | Undefined | 32-bit counter value |

[Description]
a. <RTCCOUNT>

Returns the RTC count value (32 bits) on read.
2. RTCCOMP (RTC Compare Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <RTCCP>

A match between the counter value (in steps of 1 HZ ) and the value in $<\mathrm{RTCCP}>$ generates an interrupt and power supply resume request.
3. RTCPRST (RTC Preset Register)

Address = (0xF003_0000) + (0x0008)

| Bit |  |  |  | Bit <br> Symbol |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <RTCPR>

Specifies the RTC counter preset value.
4. MLDALMINV (Melody Alarm signal Invert Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <MLALINV>

Selects whether or not to invert the melody/alarm output.
5. MLDALMSEL (Melody Alarm Select Register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1:0] | MLALSEL | wo | Oy00 | Output signal select <br> Oy00: Stop output <br> Oy01: Melody <br> 0y10: Alarm <br> 0y11: Do not set |

[Description]
a. <MLALSEL>

Selects the melody or alarm output from MLDALM pin.
6. ALMCNTCR (Alarm Counter Control Register)

Address = (0xF003_0000) + (0x0108)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[0]$ | ALMCC | R/W | 0y0 | Free-running counter control <br> OyO: Clear and stop <br> 0y1: Start |

[Description]
a. <ALMCC>

Controls the 15 -bit counter for alarm generation.
7. ALMPATERN (Alarm Pattern Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <ALMPTSEL>

Selects the alarm pattern to be output.
[Alarm pattern setting values]

| ALMPTSEL <br> setting | Alarm waveform |
| :---: | :---: |
| $0 \times 00$ | Fixed at 0 |
| $0 \times 01$ | AL1 pattern |
| $0 \times 02$ | AL2 pattern |
| $0 \times 04$ | AL3 pattern |
| $0 \times 08$ | AL4 pattern |
| $0 \times 10$ | AL5 pattern |
| $0 \times 20$ | AL6 pattern |
| $0 \times 40$ | AL7 pattern |
| $0 \times 80$ | AL8 pattern |
| Others | Undefined <br> (Setting prohibited) |

8. MLDCNTCR (Melody Counter Control Register)

| Bit |  |  |  | Bit <br> Symbol |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. $<\mathrm{MLDCC}>$

Controls the 12-bit counter for melody generation.
9. MLDFRQ (Melody Frequency Register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 003 \_0000\right)+(0 \times 0114)$ |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 12]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[11: 0]$ | MLDF | WO | $0 \times 000$ | Melody output frequency setting value $\mathrm{N}:$ <br> $0 \times 001$ to 0xFFF |

[Description]
a. $<\mathrm{MLDF}>$

Specifies the counter value (N) for Melody output frequency setting.
Formula: $\mathrm{fmLD}_{\mathrm{ML}}[\mathrm{Hz}]=32768 /(2 \mathrm{~N}+4)$
10. RTCALMINTCTR (RTC ALM Interrupt Control Register)

| Address = (0xF003_0000) + (0x0200) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | ALMINTCLR | wo | Oy0 | Alarm interrupt flag clear Oy0: Invalid <br> 0y1: Clear |
| [6] | RTCINTCLR | wo | Oy0 | RTC interrupt flag clear Oy0: Invalid 0y1: Clear |
| [5] | AINTEN1 | R/W | Oy0 | Alarm (1 Hz) interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [4] | AINTEN2 | R/W | Oy0 | Alarm ( 2 Hz ) interrupt enable OyO: Disable 0y1: Enable |
| [3] | AINTEN64 | R/W | Oy0 | Alarm ( 64 Hz ) interrupt enable 0y0: Disable <br> 0y1: Enable |
| [2] | AINTEN512 | R/W | Oy0 | Alarm ( 512 Hz ) interrupt enable 0y0: Disable <br> 0y1: Enable |
| [1] | AINTEN8192 | R/W | Oy0 | Alarm ( 8192 Hz ) interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [0] | RTCINTEN | R/W | Oy0 | RTC interrupt enable <br> Oy0: Disable <br> 0y1: Enable |

[Description]
a. <ALMINTCLR>

Clears the enabled alarm interrupt flag.
b. <RTCINTCLR>

Clears the enabled RTC interrupt flag.
c. <AINTEN1>

Enables or disables the alarm ( 1 Hz ) interrupt.
d. <AINTEN2>

Enables or disables the alarm ( 2 Hz ) interrupt.
e. <AINTEN64>

Enables or disables the alarm ( 64 Hz ) interrupt.
f. <AINTEN512>

Enables or disables the alarm ( 512 Hz ) interrupt.
g. <AINTEN8192>

Enables or disables the alarm ( 8192 Hz ) interrupt.
h. <RTCINTEN>

Enables or disables the RTC interrupt.
11. RTCALMMIS (RTC ALM Masked Interrupt Status Register)

Address $=\left(0 x F 003 \_0000\right)+(0 x 0204)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | - | - | Undefined | Read as undefined. |
| $[1]$ | ALMINT | RO | $0 y 0$ | Alarm interrupt enabled status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |
| $[0]$ | RTCINT | RO | 0y0 | RTC interrupt enabled status <br> Oy0: Interrupt not requested <br> 0y1: Interrupt requested |

RTCALMINTCTR<XXXINTEN>
XXXRIS (raw interrupt)


- Notes:
(1) The RTC count-up control register always counts up. The 32 bit counter of RTC can't be stopped.
(2) After power-on, The RTCCOMP and RTCPRST registers are undefined. So The RTCCOMP and RTCPRST registers must be confined, and confirm the right data, can be read from the RTCDATA register, then can set interrupt to Enable state.

If the RTCCOMP, RTCPRST and other RTC relation registers are undefined state, don't set MCU to the PCM mode. Unexpected action resume from PCM maybe happen. Please pay attention to it.
(3) The RTCDATA value is updated after the DVCC1A power supply is resumed by PCM releasing and the approximately one second elapsed. Therefore, do not display time or use time data until one second elapses after the power supply is resumed.

### 3.24 Analog/Digital Converter

A 10-bit serial conversion analog/digital converter (AD converter) having eight channels of analog input is built in.

Figure 3.24 .1 shows the block diagram of the AD converter. The eight channels of analog input pins (AN0 to AN7) are used also as input dedicated ports D (PD0 to PD7).

Note 1: To reduce the power supply current by PCM mode, the standby state may be maintained with the internal comparator still being enabled, depending on the timing. Check that the AD converter operation is in a stop before executing mode switching.

Note 2: Setting ADMOD1<DACON> = 0 while the AD converter is in a stop can reduce current consumption.


Figure 3.24.1 Block diagram of AD converter

### 3.24.1 Description of Registers

The following lists the SFRs:

| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| ADREGOL | 0x0000 | A/D conversion result lower-order register 0 |
| ADREGOH | 0x0004 | A/D conversion result higher-order register 0 |
| ADREG1L | 0x0008 | A/D conversion result lower-order register 1 |
| ADREG1H | 0x000C | A/D conversion result higher-order register 1 |
| ADREG2L | 0x0010 | A/D conversion result lower-order register 2 |
| ADREG2H | 0x0014 | A/D conversion result higher-order register 2 |
| ADREG3L | 0x0018 | A/D conversion result lower-order register 3 |
| ADREG3H | 0x001C | A/D conversion result higher-order register 3 |
| ADREG4L | 0x0020 | A/D conversion result lower-order register 4 |
| ADREG4H | 0x0024 | A/D conversion result higher-order register 4 |
| ADREG5L | 0x0028 | A/D conversion result lower-order register 5 |
| ADREG5H | 0x002C | A/D conversion result higher-order register 5 |
| ADREG6L | 0x0030 | A/D conversion result lower-order register 6 |
| ADREG6H | 0x0034 | A/D conversion result higher-order register 6 |
| ADREG7L | 0x0038 | A/D conversion result lower-order register 7 |
| ADREG7H | 0x003C | A/D conversion result higher-order register 7 |
| ADREGSPL | 0x0040 | Top-priority A/D conversion result lower-order register |
| ADREGSPH | 0x0044 | Top-priority A/D conversion result higher-order register |
| ADCOMREGL | 0x0048 | A/D conversion result comparison lower-order register |
| ADCOMREGH | 0x004C | A/D conversion result comparison lower-order register |
| ADMODO | 0x0050 | A/D mode control register 0 |
| ADMOD1 | 0x0054 | A/D mode control register 1 |
| ADMOD2 | 0x0058 | A/D mode control register 2 |
| ADMOD3 | 0x005C | A/D mode control register 3 |
| ADMOD4 | 0x0060 | A/D mode control register 4 |
| - | 0x0064 | Reserved |
| - | 0x0068 | Reserved |
| - | 0x006C | Reserved |
| ADCLK | 0x0070 | A/D conversion clock setting register |
| ADIE | 0x0074 | A/D interrupt enable register |
| ADIS | 0x0078 | A/D interrupt status register |
| ADIC | 0x007C | A/D interrupt clear register |
| - | 0x0080 | Reserved |
| - |  | Reserved |
| - | 0x0FFF | Reserved |

Note: Notes for Description of Registers
R/W: Read/Write possible
RO: Readable / Write not reflected
WO: Writable / 0 can be read when read

### 3.24.1.1 Control Registers

The A/D converter is controlled by the A/D mode control registers (ADMOD0, ADMOD1, ADMOD2, ADMOD3, and ADMOD4). A/D conversion results are stored in the eight registers of $\mathrm{A} / \mathrm{D}$ conversion result higher-order/lower-order registers ADREG0H/L to ADREG7H/L. Top-priority conversion results are stored in ADREGSPH/L.

- ADMOD register

1. ADMODO (AD mode control register 0 )

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | EOCFN (Note) | RO | OyO | Normal AD conversion end flag  <br> Read: OyO: Before conversion or being converted <br> Oy1: End <br> Write: Invalid |
| [6] | ADBFN | RO | Oyo | Normal AD conversion BUSY flag  <br> Read: Oy0: Conversion stop <br> Oy1: Being converted <br> Write: Invalid |
| [5] | - | RO | Oyo | Always read as 0 when read. |
| [4] | - | R/W | Oyo | Always write as 0 |
| [3] | ITM | R/W | Oyo | Specifies the A/D conversion interrupt during channel fix and repeat conversion mode. <br> ITM <br> OyO: Generates an interrupt per one conversion <br> 0y1: Generates an interrupt per four conversions |
| [2] | REPEAT | R/W | Oy0 | Specifies repeat mode. <br> OyO: Single conversion mode <br> 0y1: Repeat conversion mode |
| [1] | SCAN | R/W | Oy0 | Specifies scan mode. 0y0: Channel fix mode 0y1: Channel scan mode |
| [0] | ADS | R/W | Oy0 | A/D conversion start <br> 0y0: Don't care <br> 0y1: Start Conversion <br> Always read as 0 when read. |
| R/W : Read/Write RO: Read Only WO : Write Only |  |  |  |  |

## [Description]

a. <EOCFN>

They are the normal AD conversion end flag.
$0 y 0$ : Before conversion or being converted
0y1: End
b. $<\mathrm{ADBFN}>$

They are the normal AD conversion BUSY flag.
0y0: Conversion stop
0y1: Being converted
c. $<$ ITM $>$

Selects the A/D conversion interrupt during channel fix and repeat conversion mode.
$0 y 0$ : Generates an interrupt per one conversion
$0 y 1$ : Generates an interrupt per four conversions
d. <REPEAT>

Selects the repeat mode.
0y0: Single conversion mode
0y1: Repeat conversion mode
e. $<$ SCAN $>$

Selects the scan mode.
0y0: Channel fix mode
0y1: Channel scan mode
f. <ADS>

Selects the A/D conversion start mode.
0y0: Don't care
0y1: Start Conversion mode
Always read as 0 when read.
2. ADMOD1 (AD mode control register 1)


R/W : Read/Write RO : Read Only WO : Write Only

Note 1: To start AD conversion, be sure to write 1 in the ADMOD1<DACON>, and then wait for $3 \mu \mathrm{~s}$, which is the time taken until the internal reference voltage is stabilized, and then write 1 in the ADMOD0<ADS>.

Note 2: To switch to standby mode after AD conversion end, set 0 in the ADMOD1<DACON>.
[Description]
a. $<\mathrm{DACON}>$

Controls the VREF application.
0y0: OFF
0y1: ON
b. <ADSCN>

Sets the operation mode during channel scan.
0y0: 4-ch scan
0y1: 8-ch scan
c. $<\mathrm{ADCH}[2: 0]>$

Selects analog input channels.

| SCAN |  | 0 | 1 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADSCN |  |  |  |  |  | $0 / 1$ | 0 | 1 |
| ADCH[2:0] | $0 y 000$ | AN0 | AN0 | AN0 |  |  |  |  |
|  | $0 y 001$ | AN1 | AN0 to AN1 | AN0 to AN1 |  |  |  |  |
|  | $0 y 010$ | AN2 | AN0 to AN2 | AN0 to AN2 |  |  |  |  |
|  | $0 y 011$ | AN3 | AN0 to AN3 | AN0 to AN3 |  |  |  |  |
|  | $0 y 100$ | AN4 | AN4 | AN0 to AN4 |  |  |  |  |
|  | $0 y 101$ | AN5 | AN4 to AN5 | AN0 to AN5 |  |  |  |  |
|  | $0 y 110$ | AN6 | AN4 to AN6 | AN0 to AN6 |  |  |  |  |
|  | $0 y 111$ | AN7 | AN4 to AN7 | AN0 to AN7 |  |  |  |  |

3. ADMOD2 (AD mode control register 2)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | EOCFHP(Note) | RO | Oyo | Top-priority AD conversion end flag  <br> Read: OyO: Before conversion or being converted <br>  <br> Oy1: End <br> Write: Invalid |
| [6] | ADBFHP | RO | OyO | Top-priority AD conversion BUSY flag  <br> Read: Oy0: Conversion stop <br> Oy1: Being converted <br> Write: Invalid |
| [5] | HPADCE | R/W | Oy0 | Top-priority AD conversion start <br> 0y0: Don't care <br> 0y1: Conversion start. Always read as 0 when read. |
| [4:3] | - | R/W | Oy00 | Always write as 0 . |
| [2:0] | HPADCH[2:0] | R/W | 0y000 | Analog input channel select during top-priority conversion 0y000: ANO, Oy010: AN2, Oy100: AN4, 0y110: AN6 0y001: AN1, Oy011: AN3, Oy101: AN5, 0y111: AN7 |

R/W : Read/Write RO : Read Only WO : Write Only

Note: As read this register, <EOCFHP> is clear to 0 .
[Description]
a. <EOCFHP>

Used to set the top-priority AD conversion end flag.
0y0: Before conversion or being converted
$0 y 1$ : End
b. <ADBFHP>

Used to set the top-priority AD conversion BUSY flag.
0y0: Conversion stop
0y1: Being converted
c. <HPADCE>

Controls the start of top-priority AD conversion.
0y0: Don't care
0y1: Conversion start
Note: Always read as 0 when read.
d. $<\mathrm{HPADCH}[2: 0]>$

Analog input channel select during top-priority conversion
0y000: AN0 0y010: AN2 0y100:AN4 0y110:AN6
0y001:AN1 0y011:AN3 0y101:AN5 0y111:AN7
4. ADMOD3 (AD mode control register 3)

| Address $=\left(0 x F 008 \_0000\right)+(0 x 005 \mathrm{C})$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | - | R/W | Oy0 | Always write as 0. |
| [6] | - | RO | Oy0 | Always read as 0 when read. |
| [5] | ADOBIC | R/W | OyO | AD monitoring function interrupt setting 0y0: Smaller than the comparison register settings 0y1: Greater than the comparison register settings |
| [4:1] | REGS[3:0] | R/W | Oy0000 | Bit to select the AD conversion result storage register to be compared with the settings of the comparison register during when the AD monitoring function is enabled <br> REGS[3:0] <br> 0y0000: ADREG0 0y0110: ADREG6 <br> 0y0001: ADREG1 0y0111: ADREG7 <br> 0y0010: ADREG2 <br> 0y0011: ADREG3 0y1xxx: ADREGSP <br> 0y0100: ADREG4 <br> 0y0101: ADREG5 |
| [0] | ADOBSV | R/W | Oy0 | AD monitoring function Oy0: Disable <br> 0y1: Enable |

[Description]
a. <ADOBIC>

Sets the AD monitoring function interrupt.
0y0: Smaller than the comparison register settings
$0 y 1$ : Greater than the comparison register settings
b. <REGS[3:0]>

Selects the AD conversion result storage register to be compared with the settings of the comparison register during when the AD monitoring function is enabled.
0y0000: ADREG0 0y0110: ADREG6
0y0001: ADREG1 0y0111: ADREG7
0y0010: ADREG2
0y0011: ADREG3 0y1xxx: ADREGSP
0y0100: ADREG4
0y0101: ADREG5
c. <ADOBSV>

Controls the AD monitoring function.
0y0: Disable
0y1: Enable
5. ADMOD4 (AD mode control register 4)

| Address $=\left(0 \times F 008 \_0000\right)+(0 \times 0060)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | - | R/W | OyO | Always write as 0. |
| [6] | - | R/W | Oy0 | Always write as 0. |
| [5] | - | R/W | OyO | Always write as 0. |
| [4] | - | R/W | OyO | Always write as 0. |
| [3:2] | - | RO | 0 y 00 | Always read as 0 when read. |
| [1:0] | ADRST[1:0] | R/W | Oy00 | Resets the ADC software by the write of $0 \mathrm{y} 10 \rightarrow 0 \mathrm{y} 01$. Initializes all except the (ADCLK) register. |

[Description]
a. <ADRST[1:0]>

Resets the ADC software by the write of $0 \mathrm{y} 10 \rightarrow 0 \mathrm{y} 01$. Initializes all except the ADCLK register.

- AD conversion result register.

A/D conversion results are stored in the eight registers of $A / D$ conversion result higher-order/lower-order registers ADREG0H/L to ADREG7H/L. Top-priority conversion results are stored in ADREGSPH/L. Since these registers are structured the same, ADREG0 that is the conversion result storage register for the 0 channel is shown below:

1. ADREGOL (AD conversion result lower-order register 0

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | ADR01 | RO | Oy0 | AD conversion result lower-order bit 1 |
| [6] | ADR00 | RO | Oy0 | AD conversion result lower-order bit 0 |
| [5:2] | - | RO | Oy0000 | Always read as 0 when read. |
| [1] | OVR0 | RO | Oy0 | Overrun flag <br> OyO: No overrun occurred <br> Oy1: Overrun occurred |
| [0] | ADRORF | RO | Oy0 | AD conversion result storage flag OyO: No change result <br> 0y1: With conversion result |

R/W: Read/Write RO: Read Only WO : Write Only
[Description]
a. <ADR0[1:0]>

They are AD conversion result lower-order bits 1 to 0 .
b. <OVR0>

Used for the overrun flag.
0y0: No overrun occurred
0y1: Overrun occurred
c. $<A D R 0 R F>$

Used for the AD conversion result storage flag.
Oy0: No change result
0y1: With conversion result

Note : As ADREGOL to ADREG7L and ADREGSPL Registers are the same composition. Explain Register ADREGOL only, the other Registers are same as ADREGOL.
About the address of ADREG1L to ADREG7L and ADREGSPL Register, please check Register Map.
2. ADREGOH (AD conversion result higher-order register 0 ))

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. |
| [7] | ADR09 | RO | OyO | AD conversion result higher-order bit 9 |
| [6] | ADR08 | RO | Oy0 | AD conversion result higher-order bit 8 |
| [5] | ADR07 | RO | Oy0 | AD conversion result higher-order bit 7 |
| [4] | ADR06 | RO | Oy0 | AD conversion result higher-order bit 6 |
| [3] | ADR05 | RO | OyO | AD conversion result higher-order bit 5 |
| [2] | ADR04 | RO | OyO | AD conversion result higher-order bit 4 |
| [1] | ADR03 | RO | OyO | AD conversion result higher-order bit 3 |
| [0] | ADR02 | RO | Oy0 | AD conversion result higher-order bit 2 |

R/W : Read/Write RO : Read Only WO : Write Only

Conversion setting of channel x


ADREGxL


- Always read as 0 when bits 5 to 2 are read.
- Bit 0 is the AD conversion result storage flag <ADRxRF>. Set to 1 when AD conversion settings are stored. Cleared to 0 when the lower-order register (ADREGxL) is read.
- Bit 1 is the overrun flag <OVRx>. Set to 1 when conversion results are overwritten before reading the both conversion result storage registers (ADREGxH, ADREGxL). Cleared to 0 by flag read.


## [Description]

a. <ADR0[9: 2]>

They are AD conversion result higher-order bits 9 to 2 .

Note : As ADREG0H to ADREG7H and ADREGSPH Registers are the same composition. Explain Register
ADREGOH only, the other Registers are same as ADREGOH.
About the address of ADREG1H to ADREG7H and ADREGSPH Register, please check Register Map.

- AD conversion result comparison register

1. ADCOMREGL (A/D conversion result comparison lower-order register)

Address $=\left(0 x F 008 \_0000\right)+(0 \times 0048)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 6]$ | ADRCOM[1:0] | R/W | 0y00 | AD conversion result comparison lower-order bit 1 to 0 |
| $[5: 0]$ | - | RO | $0 y 00000$ | Always read as 0 when read. |

R/W : Read/Write RO: Read Only WO : Write Only
[Description]
a. <ADRCOM[1:0]>

They are AD conversion result comparison lower-order bits 1 to 0 .
2. ADCOMREGH (A/D conversion result comparison higher-order register)

Address $=\left(0 x F 008 \_0000\right)+(0 \times 004 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value |  |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7]$ | ADRCOM9 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 9 |
| $[6]$ | ADRCOM8 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 8 |
| $[5]$ | ADRCOM7 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 7 |
| $[4]$ | ADRCOM6 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 6 |
| $[3]$ | ADRCOM5 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 5 |
| $[2]$ | ADRCOM4 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 4 |
| $[1]$ | ADRCOM3 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 3 |
| $[0]$ | ADRCOM2 | R/W | $0 y 0$ | AD conversion result comparison higher-order bit 2 |

R/W: Read/Write RO : Read Only WO : Write Only

Note: When setting or changing values in this register, keep the $A D$ monitoring function disabled (ADMOD3<ADOBSV> = 0).
[Description]
a. <ADRCOM[9:2]>

They are AD conversion result comparison higher-order bits 9 to 2 .

- AD Conversion Clock Setting Register

1. $A D C L K$ (AD conversion clock setting register)

Address $=\left(0 x F 008 \_0000\right)+(0 x 0070)$

| Bit | Bit Symbol | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7] | - | R/W | Oy1 | Always write as 1. |
| [6:4] | - | R/W | 0y000 | Always write as 0. |
| [3] | - | RO | Oy0 | Always read as 0 when read. |
| [2:0] | ADCLK[2:0] | R/W | 0y000 | AD prescaler output select AD conversion 1-clock period = Oy000: PCLK <br> 0y001: PCLK/2 <br> 0y010: PCLK/4 <br> 0y011: PCLK/8 <br> 0y1xx: PCLK/16 |

R/W : Read/Write RO : ReadOnly WO : WriteOnly

Note 1: While AD conversion is executed with a clock selected in the register above, at this time, a conversion clock needs to be selected so that the AD conversion clock can be 33 MHz or less in order to meet the guaranteed accuracy.
Note 2: During AD conversion, do not switch the conversion clock.
[Description]
a. <ADCLK[2:0]>

Selects the AD prescaler output.
AD conversion 1 -clock period $=$
0y000: PCLK
0y001: PCLK/2
0y010: PCLK/4
0y011: PCLK/8
0y1xx: PCLK/16


| PCLK | ＜ADCLK2：0＞ | ADCLK | AD conversion speed |
| :---: | :---: | :---: | :---: |
| 100 MHz | $0 y 00 \mathrm{x}$ | - | Setting disabled |
|  | $0 y 010($ PCLK／4 $)$ | 25 MHz | $1.84 \mu \mathrm{sec}$ |
| 96 MHz | $0 y 00 \mathrm{x}$ | - | Setting disabled |
|  | $0 y 010($ PCLK／4 $)$ | 24 MHz | $1.92 \mu \mathrm{sec}$ |
| 75 MHz | 00 x | - | 設定禁止 |
|  | $010($ PCLK／4） | 18.75 MHz | $2.45 \mu \mathrm{sec}$ |

AD conversion speed can be determined with the following formula．
Conversion speed $=46 \times(1 /$ ADCLK $)$

Note：In the period of AD conversion，Don＇t change the clock of ADCLK．

- Interrupt Register

1. ADIE (A/D interrupt enable register)

| Address $=\left(0 \times F 008 \_0000\right)+(0 \times 0074)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7:3] | - | RO | Oy00000 | Always read as 0 when read. |
| [2] | MIE | R/W | Oy0 | AD monitoring interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| [1] | HPIE | R/W | Oy0 | Top-priority AD conversion interrupt enable 0y0: Disable 0y1: Enable |
| [0] | NIE | R/W | Oy0 | Normal AD conversion interrupt enable <br> 0y0: Disable <br> 0y1: Enable |
| R/W : Read/Write RO : Read Only WO : Write Only |  |  |  |  |

[Description]
a. <MIE>

Controls the AD monitoring interrupt.
0y0: Disable
0y1: Enable
b. <HPIE>

Controls the top-priority AD conversion interrupt.
0y0: Disable
0y1: Enable
c. <NIE>

Controls the normal AD conversion interrupt. 0y0: Disable 0y1: Enable
2. ADIS (AD interrupt status register)

| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read as undefined. Write as zero. |
| [7:3] | - | RO | Oy00000 | Always read as 0 when read. |
| [2] | MIS | RO | OyO | Status of before masking an AD monitoring interrupt OyO: No <br> Oy1: Interrupt occurred |
| [1] | HPIS | RO | Oy0 | Status of before masking a top-priority AD conversion interrupt OyO: No <br> 0y1: Interrupt occurred |
| [0] | NIS | RO | Oy0 | Status of before masking a normal AD conversion interrupt OyO: No <br> 0y1: Interrupt occurred |

R/W : Read/Write RO : Read Only WO : Write Only
[Description]
a. <MIS>

They are the status of before masking an AD monitoring interrupt.
0y0: No
0y1: Interrupt occurred
b. <HPIS>

They are the status of before masking a top-priority AD conversion interrupt.
0y0: No
0y1: Interrupt occurred
c. <NIS>

They are the status of before masking a normal AD conversion interrupt.
0y0: No
0y1: Interrupt occurred
3. ADIC (AD interrupt clear register)

Address $=\left(0 \times F 008 \_0000\right)+(0 \times 007 C)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read as undefined. Write as zero. |
| $[7: 3]$ | - | RO | 0y00000 | Always read as 0 when read. |
| $[2]$ | MIC | WO | 0y0 | AD monitoring interrupt clear <br> Oy0: - <br> Oy1: Clear |
| $[1]$ | HPIC | WO | 0y0 | Top-priority AD conversion interrupt clear <br> 0y0: - <br> Oy1: Clear |
| $[0]$ | NIC | WO | Oy0 | Normal AD conversion interrupt clear <br> 0y0: - <br> Oy1: Clear |

R/W : Read/Write RO : Read Only WO : Write Only
[Description]
a. $<\mathrm{MIC}>$

Controls the AD monitoring interrupt.
0y0: -
0y1: Clear
b. <HPIC>

Controls the top-priority AD conversion interrupt.
0y0: -
$0 y 1$ : Clear
c. <NIC>

Controls the normal AD conversion interrupt.
0y0: -
0y1: Clear


### 3.24.2 Description of Operation

### 3.24.2.1 Analog Reference Voltage

Apply the analog reference voltage's "H" level side to the VREFH pin and the "L" level side to the VREFL pin. Writing 0 in the ADMOD1<DACON> can turn OFF the switch for VREFH - VREFL. To start AD conversion, be sure to write 1 in the DACON, and then wait for $3 \mu \mathrm{~s}$, which is the time taken until the internal reference voltage is stabilized, and then write 1 in the ADMOD0<ADS>.

### 3.24.2.2 Selecting Analog Input Channels

Selecting an analog input channel depends on the operation mode of the AD converter.

## (1) For normal AD conversion

When using an analog input channel in fix mode, select one channel from the AN0 to AN7 pins by setting (ADMOD0<SCAN> = 0) ADMOD1<ADCH[2:0]>.

When using an analog input channel in scan mode, select one scan mode from the eight scan modes by setting (ADMOD0<SCAN> = 1) ADMOD1 <ADCH[2:0]>.
(2) For top-priority AD conversion

Select one channel from the analog input pins AN0 to AN7 by setting ADMOD2<HPADCH[2:0]>.

After reset, ADMOD0<SCAN> is initialized to 0 and ADMOD1<ADCH[2:0]> to $0 y 000$. Since these settings are used for channel selection, the channel fixed input with the AN0 pin will be selected. Pins not used as analog input channels can be used as normal ports.

### 3.24.2.3 AD Conversion Start

The AD conversion has the two types of normal AD conversion and top-priority AD conversion.

Normal AD conversion can be started up by setting ADMOD0<ADS> to 1 . Top-priority AD conversion can be started up by software by setting ADMOD2<HPADCE $>$ to 1 .

For normal AD conversion, one operation mode is selected from the four types of operation modes specified by ADMOD0<REPEAT, SCAN>. The operation mode for top-priority AD conversion is only single conversion by channel fix mode.

When normal AD conversion is started, the AD conversion BUSY flag (ADMOD0<ADBFN>) that shows the state for AD being converted is set to 1 .

When top-priority AD conversion is started, the AD conversion BUSY flag (ADMOD2<ADBFHP>) that shows the state for AD being converted is set to 1 .

In addition, when top-priority conversion is started during normal AD conversion, ADMOD0<ADBFN> is kept to 1 .
$<$ EOCFHP> and $<$ EOCFN $>$ are set to 1 after conversion is completed. This flag is cleared to 0 only when read.
Two type AD conversion can be used. During Normal AD conversion is executing, Top-priority AD conversion can be carried out first.

When ADMOD2<HPADCE> is set to 1 during normal AD conversion, top-priority AD conversion's startup, normal AD conversion being converted currently is cancelled immediately. Then, top-priority AD conversion is started, starting the AD conversion (channel fix single conversion) for the channel specified by ADMOD2<HPADCH[2:0]>. When this result is stored into ADREGSPH/L, normal AD conversion is restarted from the cancelled channel.
But during top-priority AD conversion, can't set top-conversion AD conversion again.
If top-priority AD conversion need to be set again, have to check that top-priority AD conversion being converted currently is end (AD conversion End flag: ADMOD<ADBFHP>). Then top-priority conversion AD conversion can be started.

### 3.24.2.4 AD Conversion Modes and AD Conversion End Interrupt

For AD conversion, the following four operation modes are provided: For normal AD conversion, selection is available by setting ADMOD0<REPEAT and SCAN>. As for top-priority AD conversion, only single conversion mode by channel fix mode is available.
a. Channel-fix single conversion mode
b. Channel-scan single conversion mode
c. Channel-fix repeat conversion mode
d. Channel-scan repeat conversion mode

## (1) Normal AD conversion

To select operation modes, use ADMOD0<REPEAT, SCAN $>$. After AD conversion is started, $\mathrm{ADMOD} 0<\mathrm{ADBFN}>$ is set to 1 . When a specified AD conversion ends, the Normal AD conversion end interrupt is generated, ADMOD0<EOCFN> is set 1 , shows the end of the AD conversion sequence.
a. Channel-fix single conversion mode

Setting ADMOD0 <REPEAT, SCAN> to 0y00 selects the channel-fix single conversion mode.

This mode performs a conversion only one time at one channel selected. After conversion ends, $\mathrm{ADMOD} 0<\mathrm{EOCFN}>$ is set to 1 , generating Normal AD conversion End interrupt request. <EOCFN> is cleared to 0 only by being read.
b. Channel-scan single conversion mode

Setting ADMOD0 <REPEAT, SCAN> to 0y01 selects the channel-scan single conversion mode.
This mode performs a conversion only one time at each scan channel selected. After scan conversion ends, ADMOD0<EOCFN> is set to 1, generating Normal AD conversion End interrupt request. <EOCFN> is cleared to 0 only by being read.
c. Channel-fix repeat conversion mode

Setting ADMOD0<REPEAT, SCAN> to $0 y 10$ selects the channel-fix repeat conversion mode.

This mode performs a conversion at one channel selected repeatedly. After conversion ends, ADMOD0<EOCFN> is set to 1 . The timing of Normal AD conversion End interrupt request generation can be selected by setting ADMOD0 $<$ ITM $>$. The timing of $<$ EOCFN $>$ being set is also linked to the interrupt timing.
ADMOD0<EOCFN> is cleared to 0 only by being read.
Setting <ITM> to 0 generates an interrupt request each time an AD conversion ends. In this case, conversion results are always stored into the storage register of ADREGxH/L. At the point of storage, $<$ EOCFN $>$ is set to 1 .
Setting <ITM> to 1 generates an interrupt request each time four AD conversions end. In this case, conversion results are stored into the storage registers of ADREG0H/L to ADREG3H/L one after another. After stored into ADREG3, $<$ EOCFN $>$ is set to 1 , restarting storage from ADREG0. $<$ EOCFN $>$ is cleared to 0 only by being read.

## d. Channel-scan repeat conversion mode

Setting ADMOD0 <REPEAT, SCAN> to 0y11 selects the channel-scan repeat conversion mode.
This mode performs a conversion at selected scan channels repeatedly. Each time after the conversion at a final channel ends, ADMOD0<EOCFN> is set to 1 , generating Normal AD conversion End interrupt request. <EOCFN> is cleared to 0 only by being read.

To stop the repeat conversion mode (mode of c and d ) operation, write 0 in ADMOD1 <REPEAT>. At the point when a scan conversion being executed ends, the repeat conversion mode ends.

## (2) Top-priority AD conversion

The operation mode is only single conversion by channel fix mode. The settings in ADMOD0<REPEAT, SCAN> are not involved.

When startup conditions are established, a conversion at a channel specified by ADMOD2<HPADCH[2:0]> is performed only one time. When conversion ends, the top-priority AD conversion end interrupt is generated, which sets 1 in ADMOD2<EOCFHP>. The EOCFHP flag is cleared to 0 only by being read.

Table 3.24.1 Relationship between AD conversion mode, interrupt generation timing, and flag operation

| Conversion mode | Interrupt <br> generation <br> timing | EOCFN set <br> timing <br> (Note) | ADMODO |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | ITM | REPEAT | SCAN |  |
| Channel fix <br> Single conversion | After conversion <br> end | After conversion <br> end | - | 0 | 0 |
| Channel fix <br> Repeat conversion | Per one <br> conversion | Each time after <br> one conversion <br> ends | 0 | 1 | 0 |
|  | Per four <br> conversions | Each time after <br> four conversions <br> end | 1 | 1 |  |
| Channel scan <br> Single conversion | After scan <br> conversion end | After scan <br> conversion end | - | 0 | 1 |
| Channel scan <br> Repeat conversion | Each time after <br> one scan <br> conversion ends | Each time after <br> one scan <br> conversion ends | - | 1 | 1 |

Note: EOCFN is cleared to 0 only by being read.

### 3.24.2.5 Top-Priority Conversion Mode

Top-priority AD conversion can be performed by interrupting into normal AD conversion. Top-priority AD conversion can be started up by software while setting ADMOD2<HPADCE> to 1
When top-priority AD conversion is started up during normal AD conversion, the AD conversion being converted currently is cancelled immediately to execute the single conversion at a channel specified by ADMOD2<HPADCH[2:0]>. The conversion result is stored into $\mathrm{ADREGSPH} / \mathrm{L}$, generating a top-priority AD conversion interrupt. After that, conversion is restarted from the channel where normal AD conversion was cancelled. Note that a top-priority AD conversion started up during another top-priority AD conversion is ignored.

Example: When AN5 top-priority AD conversion is started up with ADMOD2 <HPADCH[2:0]> = 0y101 during repeat scan conversion at channels ANO to AN3 with ADMODO <REPEAT,SCAN> $=0 y 11$ and ADMOD1<ADCH[2:0]> = 0y011


### 3.24.2.6 AD Monitoring Function

Setting ADMOD3<ADOBSV> to 1 enables the AD monitoring function.
The value of Result storage register that is appointed by ADMOD3<REGS [3:0]> is compared with the value of AD conversion result register ( $\mathrm{H} / \mathrm{L}$ ), ADMOD3<ADOIBC> can select greater or smaller of comparison format. As register ADIE $<$ MIE $>$ is Enable, This comparison operation is performed each time when a result is stored in the corresponding conversion result storage register. When conditions are met, the interrupt is generated. Be careful that the storage registers assigned for the AD monitoring function are usually not ready by software, which means that the overrun flag <OVRx> is always set and the conversion result storage flag $<A D R x R F>$ is also set.

### 3.24.2.7 AD Conversion Time

One AD conversion takes 46 clocks including sampling clocks. The AD conversion clock is selected from $1 / 1,1 / 2,1 / 4,1 / 8$ PCLK by <ADCLK[2:0]>. To meet the guaranteed accuracy, the AD conversion clock needs to be set from 0.625 MHz to 33 MHz , or equivalently from $1.39 \mu \mathrm{~s}$ to $73.6 \mu \mathrm{~s}$ of AD conversion time.

### 3.24.2.8 Storage and Read of AD Conversion Results

A/D conversion results are stored in the A/D conversion result higher-order/lower-order registers (ADREG0H/L to ADRG7H/L) for the normal AD conversion (ADREG0H/L to ADREG7H/L are read-only registers)

In the channel-fix repeat conversion mode, AD conversion results are stored into ADREG0H/L to ADREG3H/L one after another. In other modes, the conversion results of channels AN0, AN1, AN2, AN3, AN4, AN5,AN6 and AN7 are each stored into ADREG0H/L, ADREG1H/L, ADREG2H/L, ADREG3H/L, ADREG4H/L, ADREG5H/L, ADREG6H/L, and ADREG7H/L.

Table 3.24 .2 shows the correspondence between analog input channels and $A D$ conversion result registers.

Table 3.24.2 Correspondence between analog input channels and
AD conversion result registers

| Analog input channel (Port D) | AD conversion result register |  |
| :---: | :---: | :---: |
|  | Other conversion modes than shown in the right | Channel-fix repeat conversion mode (per 4 times) |
| ANO | ADREGOH/L | ADREGOH/L |
| AN1 | ADREG1H/L |  |
| AN2 | ADREG2H/L |  |
| AN3 | ADREG3H/L | ADREG2H/L |
| AN4 | ADREG4H/L |  |
| AN5 | ADREG5H/L |  |

Note: In order to detect overruns without omission, read the conversion result storage register's higher-order bits first, and then read the lower-order bits next. As this result, receiving the result of OVRn = 0 and $\operatorname{ADRnRF}=1$ for overruns existing in the lower-order bits means that a correct conversion result has been obtained.

### 3.24.2.9 Data Polling

To process AD conversion results by using data polling without using interrupts, perform a polling on $\mathrm{ADMOD} 0<\mathrm{EOCFN}>$. After confirming that ADMOD0<EOCFN> is set to 1 , read the AD conversion storage register.

### 3.25 Watchdog Timer (WDT) (Runaway Detection Timer)

The TMPA900CM contains a watchdog timer (WDT) for runaway detection.
The watchdog timer is provided for detecting a CPU malfunction (runaway) due to causes such as noise and for restoring the CPU to a normal state. When the watchdog timer detects a runaway condition, it generates an interrupt to notify the interrupt controller and CPU of this condition. (Interrupt source signal to Interrupt controller: INTS [0])

By connecting the watchdog timer output to the internal reset pin, a reset can be forcefully generated.

Note: Please set to disable the WDT in Debug operation.

### 3.25.1 Block diagram



### 3.25.2 Register Functions

The following lists the SFRs:

Base address $=0 \times F 001 \_0000$

| Register <br> Name | Address <br> (base + ) |  |
| :--- | :--- | :--- |
| WdogLoad | $0 \times 0000$ | Watchdog load register |
| WdogValue | $0 \times 0004$ | The current value for the watchdog counter |
| WdogControl | $0 \times 0008$ | Watchdog control register |
| WdogIntCIr | $0 \times 000 \mathrm{C}$ | Clears the watchdog interrupt |
| WdogRIS | $0 \times 0010$ | Watchdog raw interrupt status |
| WdogMIS | $0 \times 0014$ | Watchdog masked interrupt status |
| WdogLock | $0 \times 0 C 00$ | Watchdog Lock register |

1. WdogLoad (Watchdog load register)

|  | Address $=\left(0 x F 001 \_0000\right)+(0 x 0000)$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |

[Description]
a. <WDTCNT>

Specifies the value to be set to the WDT 32 bit counter (The clock of WDT counter is PCLK).

After WdogControl <INTEN> is enabled, the value set in WdogLoad<WDTCNT> is loaded into the internal decrement counter. The value of counter can be set from 0x00000001 to 0xFFFFFFFF. ( 0 can't be set)

When reading this register, the setting value is read out.
2. WdogValue (The current value for the watchdog counter)

| Address $=\left(0 x F 001 \_0000\right)+(0 \times 0004)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |  |  |  |
| $[31: 0]$ | CWDTCNT | RO | 0xFFFFFFFFF | Current value of the WDT counter |  |  |  |

[Description]
a. <CWDTCNT>

This bit can be read the current value of watch dog counter.
3. WdogControl (Watchdog control register)

|  |  |  |  | Address $=\left(0 x F 001 \_0000\right)+(0 \times 0008)$ |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:2] | - | - | Undefined | Read as undefined. Write as zero. |
| [1] | RESEN | R/W | OyO | WDT reset output enable <br> OyO: Disable <br> 0y1: Enable |
| [0] | INTEN | R/W | Oy0 | WDT counter and interrupt enable OyO: Disable <br> 0y1: Enable |

## [Description]

a. <RESEN>

Controls the WDT reset output. Time until releasing reset is after PCLK 5 clocks.
b. <INTEN>

0y1: Enables the WDT counter and the WDT interrupt. When this bit is set to 1 , the value set in the WdogLoad register is loaded into the WDT counter and the counter starts decrementing.
4. WdogIntCIr (Clears the watchdog interrupt)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |

[Description]
a. <WDTINTCLR>

Writing any value to this register clears the WDT interrupt and loads the value set in the WdogLoad register into the WDT counter.
5. WdogRIS (Watchdog raw interrupt status)

|  |  |  |  | Address $=\left(0 x F 001 \_0000\right)+(0 x 0010)$ |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:1] | - | - | Undefined | Read as undefined. |
| [0] | RAWWDTINT | RO | Oy0 | WDT interrupt raw status Oy0: No interrupt Oy1: Interrupt requested |

[Description]
a. <RAWWDTINT>

Indicates the raw status of the WDT interrupt. The <RAWWDTINT> value is ANDed with the interrupt enable signal (WdogControl<INTEN>) to generate an interrupt (WdogMIS<WDTINT>).
6. WdogMIS (Watchdog masked interrupt status)

[Description]
a. <WDTINT>

This bit is status bit of the interrupt from WDT counter. The AND value of WdogRIS $<$ RAWWDTINT> and WdogControl <INTEN $>$ is read out.
7. WdogLock (Watchdog Lock register)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |$|$| [31:0] |
| :--- |
| REGWEN |


|  |  |  |  | Address = (0xF001_0000) + (0x0C00) |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Description |
| [31:1] | Reserved | - | undefined | Read as undefined. |
| [0] | REGWENST | RO | Oy0 | Indicates the enabled/disabled status of writes to other WDT registers. <br> Oy0: Enabled (Not locked) <br> 0y1: Disabled (Locked) |

## [Description]

a. <REGWEN>

Disables writes to other WDT registers to prevent the WDT registers from being inadvertently rewritten by runaway of program, etc.

Write except 0x1ACCE551: Disabled writes to WDT register except this register.
Write 0x1ACCE551: Enabled writes to WDT register except this register.
b. <REGWENST>

Indicates the enabled/disabled (not locked/locked) status of writes to other WDT registers.

### 3.26 PMC (Power Management Circuit)

This product contains a power management circuit that manages standby currents against current leaks from microprocessing products. The following nine systems of power supply are conceivable:

- 3.3-V power supply for A/D converters (for A/D converters: AVCC3AD \& AVSS3AD)
- 3.3-V digital power supply (for general pins : DVCC3IO \& DVSSCOM (Note))
- $3.3-\mathrm{V}$ and $1.8-\mathrm{V}$ power supplies for memory (for memory control: DVCCM \& DVSSCOM)
- $3.3-\mathrm{V}$ and $1.8-\mathrm{V}$ power supplies for LCDD (for LCDD control: DVCC3LCD \& DVSSCOM)
- 3.3-V power supply for USB Device (for USB Device control: AVDD3T/C \& AVSS3T/C)
- 3.3-V power supply for USB Host
- $1.5-\mathrm{V}$-A internal power supply
(for USB Host control: AVCC3H)
- $1.5-\mathrm{V}-\mathrm{B}$ internal power supply
(for general circuits: DVCC1A \& DVSSCOM)
(for RTC and PMC: DVCC1B \& DVSSCOM)
- 1.5-V-C power supply for oscillators (for high frequency oscillators and PLL: DVCC1C \& DVSS1C) Note: The power of Low Frequency Oscillator (XT1,XT2) is 3.3-V digital power .

Each power supply is independent. (VSS is partially common.)
In the power-cut mode, power supplies to most part of the internal circuits are cut off externally to reduce the leak current in a standby state.

At this time, the state of each external pin can be fixed as "H output", "L output", "High-Z" or "input". (See the backup register output data register list later in this section).

Of the nine power supplies, those that should be supplied in the PCM state are DVCC3IO, DVCCM, DVCC3CMS, DVCC3LCD, DVCC3I2S, AVCC3AD, and DVCC1B.

The power supplies that should be cut off are DVCC1A, DVCC1C and AVDD3T/AVDD3C/
AVCC3H. Even if these power supplies are cut off after the TMPA900CM enters the PCM state, no floating current will be generated in the TMPA900CM.


Figure 3.26.1 State Transition Diagram of TMPA900CM

### 3.26.1 Power Supply System



Figure 3.26.2 Power Supply System

### 3.26.2 Example of Connection and System Application



Figure 3.26.3 Example of Power Supply System

Figure 3.26.3 shows an example of the external circuit using this system.

The power management pin (PWE) controls the power supply to circuits and pins. In normal states including system reset, the PWE pin outputs "High" to supply power to all blocks.

In the Power Cut Mode, the PWE pin outputs "Low" to cut off the power to most part of the internal circuits including the CPU, high-frequency oscillators, and USB power supply for reducing current consumption.

The Power Cut Mode is released by a wake-up request. Then, the PWE pin outputs "High" again to supply power to the internal circuits.

### 3.26.3 PMC Registers Composition

To cut the current in Power Cut Mode, PMC Registers in next Table (Address (0xF002_0200 to $0 \times \mathrm{xF} 002$ _041C)) Composition is designed as below figure.


There are different PMC setting registers in Power Off area (A1, A2, A3, A4) and Power On area (B1) to realize Power Cut Mode. And have to set the PMCWV1 register to renew the backup registers setting in Power On area.

### 3.26.4 Description of Operation

The following shows a flowchart for entering and exiting the PCM state.


Figure 3.26.4 Flowchart for Entering and Exiting the PCM state

### 3.26.4.1 Entering the PCM state

In the Power Cut Mode, power supplies to the internal circuits including the CPU are cut off. To enter the Power Cut Mode, the following procedure must be observed to prepare for operation after exiting the Power Cut Mode, to define the external pin states during the Power Cut Mode, and to ensure proper mode transition.

1. Execution procedure
(1) Program execution area

For entering the PCM state, the program must be executing in the internal RAM.
(2) Remove possible impediments to transition to the PCM mode

Before entering the PCM mode, stop all functions that may interfere with the mode transition operation.
a. Disable interrupts
b. Stop the watchdog timer (The watchdog timer is initially stopped.)
c. Stop the AD converter.
d. Stop DMA operation

- Stop the LCD controller.
- Disable the SDRAM auto refresh function (so that the self refresh mode is enabled.)
- Stop DMA transfer.
(3) Set the pin states

Set the backup registers to fix the state of each pin during the PCM state.
In the PCM state, the port states are controlled by the backup registers in the PMC.
PC2 should be set as the PWE pin.
Only the CKE pin (which is controlled by SDRAM) allows the pin state on exiting the PCM state to be different from the pin state after system reset. For details, refer to 3.26.4.3.
(4) Set the wakeup conditions

Set the external pin for waking up from the PCM state.
The enable register, edge selection register and wakeup interrupt flag register are provided for each external pin.
The internal RTC, an external key or an external interrupt can be selected as a wakeup trigger. (Interrupts not used can be masked.)

To use PD6 as the TSI interrupt pin (INTA), the debounce circuit must be disabled. For details, refer to the chapter on the TSI.
(5) Stop OFD operation

Stop the OFD circuit operation
(6) Stop PLL operation.

Stop the PLL circuit operation by setting high frequency clock to fosch.
(7) Set the warm-up time: PMCCTL[WUTM1:0](WUTM1:0)

The external PWE pin changes from " 0 " to " 1 " approximately 1.5 XT1 ( $48 \mu \mathrm{~s}$ ) after the wake-up interrupt. Then, after a specified warm-up period and an additional interval of approximately $1 \mathrm{XT} 1(32 \mu \mathrm{~s})$, the internal reset signal is released. Since power stabilization time depends on the response of the power source to be used and conditions on the system, determine the warm-up time in consideration of the period required until power is stabilized. (The warm-up time can be selected in the range of 15.625 ms to 125 ms .)
(8) Disable the internal cache memory.
(9) Clear the wake-up request signals in the PMC

Before entering the Power Cut Mode, the wake-up request signals in the PMC circuit must be cleared.
(10)Set the relevant PMC registers, and then set the corresponding bits in the PMCWV1 register to enable the newly set values.
(11) Whether or not the values in each PMC register for which the corresponding bit in the PMCWV1 register is enabled have been copied into the backup register can be checked by reading the PMCRF1 register.
(12) Enable the Power Cut Mode (PMCCTL<PCM_ON> = "1")

Note: It is not possible to set PMCCTL<PCM_ON> to " $0 y 1$ " and to change the settings of other bits in the same register (<PMCPWE>, <WMTM1>, <WMTM0>) simultaneously. <PMCPWE>, <WMTM1> and <WMTM0> should be set while <PCM_ON> = "0y0". Do not change the values of these bits when writing " $0 y 1$ " to <PCM_ON>.
(13) Insert dummy instructions before transition to the Power Cut Mode, approximately 7 XT1 $(224 \mu \mathrm{~s})$

## Note: Programs to be started after Warm-up

Either the built-in BOOT_ROM or external memory (SMCCSOn) is selected and the program is started according to the settings of the external $\mathrm{AMO} / 1$ pins after Wakeup as in the case system reset is asserted. Whether system reset starting or Wakeup from the PCM state occurred can be known by checking the flag of PMCCTL<PMC_ON> in the PMC circuit in the initial routine of the starting program.

- Wakeup from the PCM state: PMCCTL<PMC_ON> = 0y1
- System reset starting: PMCCTL<PMC_ON> = 0y0

In the startup program it is necessary to preapre a routine for checking PMCCTL<PCM_ON> and branching program execution depending on the result. .

### 3.26.4.2 Wakeup from PCM status

An external interrupt is used to wake up from the Power Cut Mode.
Whether a system reset or wake-up from the Power Cut Mode occurred can be known by checking the $<$ PCM_ON $>$ bit in the PMCCTL register in the initial routine of the startup program.

After wake-up from the Power Cut Mode, either the internal BOOT ROM or external memory (SMCCS0n) is selected according to the external AM0 and AM1 pins to start program execution.
(It is prohibited to resume operation from a reset state while DVCC1A is cut off. Before applying a reset, make sure that DVCC1A is stably powered. ) The interrupts that can be used to wake up from the Power Cut Mode are RTC, INT9, INTB to INTH, INTA (INTTSI) and KI0 to KI3 interrupts. For details, refer to "PCM Wake-Up Pins".

When a wake-up request is accepted, the PWE pin is set to " 1 " and power is supplied to each block that has been placed in the Power Cut Mode.

After the warm-up time set in PMCCTL[WUTM1:0](WUTM1:0) has elapsed, HOT_RESET is automatically released.

During the Power Cut Mode, the state of each external pin remains unchanged. However, upon release of the internal HOT_RESET, all pins except the DMCCKE pin (Note) are initialized to the system reset values. 。

Whether a system reset or wake-up from the Power Cut Mode occurred can be known by checking the <PCM_ON> bit in the PMCCTL register in the initial routine of the startup program.

Note: PMCCTL<PCM_ON> in the PMC is not initialized at wake-up from the Power Cut Mode. After wake-up, PMCCTL<PCM_ON> should be cleared by using PMCRES<RES_PCMON>.

The interrupt that triggered wake-up from the Power Cut Mode can be checked by using the BxxRINT flags in the PMC.

Note: After a system reset, the DMCCKE pin is always initialized to the " H " level. Therefore, if SDRAM has been set to self-refresh mode before entering the Power Cut Mode, the self-refresh mode will be cleared when the DMCCKE pin is initialized to the "H" level after wake-up from the Power Cut Mode. To avoid this situation, it is possible only for the DMCCKE pin, which controls SDRAM, to specify different pin levels after a system reset and after wake-up from the Power Cut Mode. The DMCCKE pin level after wake-up from the Power Cut Mode can be set in the relevant PMC register.

|  | DMCCKE pin status |
| :--- | :--- |
| After system reset | "H" status |
| After releasing PCM status | If set to "L" status; |
|  | DMCCKECTL<DMCCKEHLD> $=0 y 1$ |
|  | BSJOE<BSJOE6> $=0 y 1$ |
|  | BSJDATA<BSJDATA6> $=0 y 0$ |

3.26.4.3 Status Transitions before, during and after the Power Cut Mode (PMC)

|  | Transition under way | PCM status Power Cut | Release under way | Normal status |
| :---: | :---: | :---: | :---: | :---: |
| DVCC1A | Power ON | Power OFF | Power ON | Power ON |
| CPU $\cdot$ RAM, etc | RESET | Stop | RESET $\rightarrow$ Restart | Operating |
| DVCC1B | Power ON | Power ON | Power ON | Power ON |
| PMC circuit | Operating | Operating | Operating | Operating |
| RTC circuit | Operating | Operating | Operating | Operating |
| DVCC1C | Power ON | Power OFF | Power ON | Power ON |
| High-frequency oscillator | Operating | Stop | Restart | Operating |
| DVCC3IO | Power ON | Power ON | Power ON | Power ON |
| PWE pin | "H" Output | "L" Output | " $\mathrm{L} \rightarrow \mathrm{H}$ " Output | "H" Output |
| Low-frequency oscillator | Operating | Operating | Operating | Operating |
| Reset, AM pin, etc. Basic pins | Operating | Operating | Operating | Operating |
| JTAG pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| NANDF pin | Pin fixed (Special function) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| KEYOUT pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| KEYIN pin | Input pin | Input pin | Input pin | Input pin |
| $I^{2} \mathrm{CO}$ pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| INT pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| SDCARD pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| UART0/1/2 pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| SPIC0,SPI1 pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| I2S0/1 pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| DVCCM | Power ON | Power ON | Power ON | Power ON |
| Pins related to memory control | Pin fixed (Exclusive function) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| DMCCKE pin | Pin fixed (Exclusive function) | Pin fixed (PMC) | Pin fixed (PMC) | Software processing $\rightarrow$ Operating |
| DVCC3LCD | Power ON | Power ON | Power ON | Power ON |
| LCDC pin | Pin fixed (Exclusive function) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| CMOSIS pin | Input pin | Input pin | Input pin | Input pin |
| AVCC3AD | Power ON | Power ON | Power ON | Power ON |
| ANO-AN5/7 pin | Input pin | Input pin | Input pin | Input pin |
| AN6 pin | Input pin | Pull-down (PMC) | RESET $\rightarrow$ Restart | Operating |
| TSI pin | Pin fixed (Port) | Pin fixed (PMC) | RESET $\rightarrow$ Restart | Operating |
| AVDD3T/C | Power ON | Power OFF | Power ON | Power ON |
| USB Device pin | Operating | STOP | RESET $\rightarrow$ Restart | Operating |
| AVCC3H | Power ON | Power OFF | Power ON | Power ON |
| USB Host pin | Operating | STOP | RESET $\rightarrow$ Restart | Operating |

Note 1: The interrupt that triggered wake-up from the Power Cut Mode can be checked by using the BxxRINT flags in the PMC.

Note 2: After wake-up from the Power Cut Mode, PMCCTL<PCM_ON> remains "1". To enter the Power Cut Mode again, PMCCTL<PCM_ON> should be cleared by using PMCRES<RES_PCMON>.
Note 3: In the above table, "Pin fixed (PMC)" means that the state of each external pin is controlled and fixed by the PMC even during the Power Cut Mode. Special control is required for some pins (PC2, SJ6), as shown in the circuit diagram below.

TMPA900CMXBG


### 3.26.5 Notes on Operation

Power ON/OFF sequence (initial power ON/complete power OFF)
For the initial power ON, the internal power should be supplied first, and for the complete power OFF, the internal power should be cut off last.


Note 1: Simultaneous rising and falling of the internal 1.5-V power and the external pin power is possible. However, the external pins may become unstable momentarily at that time. Therefore, rising and falling of the external power should be made while the internal $1.5-\mathrm{V}$ power is stable as shown by the thick line in the above figure if the devices connecting to the LSIs in the surrounding parts can be affected.

Note 2: Do not allow the 3.3-V power to rise earlier than the $1.5-\mathrm{V}$ power. In the same way, do not allow the $3.3-\mathrm{V}$ power to fall after the $1.5-\mathrm{V}$ power.

### 3.26.6 PCM Status Release Pins

The power-cut mode is reset on interrupt request.
The table below shows the external pins for which the power-cut mode can be released.
Note: When the pins in the table are not used, the power-cut mode can also be released on interrupt from the built-in RTC.

|  | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PA |  |  |  |  | KI3 | KI2 | KI1 | KIO |
| PC | I2CODA <br> INT9 |  |  |  |  |  |  |  |
| PD | PY <br> INTB | PX <br> INTA(INTTSI) |  |  |  |  |  |  |
| PE |  |  |  |  |  |  |  |  |
| PF | I2C1DA <br> INTC |  |  |  |  |  |  |  |
| PN | UORTSn <br> INTG | UODTRn <br> INTF | UORIn <br> INTE | UODSRn |  |  |  |  |
| INTD |  |  |  |  |  |  |  |  |
| PP |  |  |  |  |  |  |  |  |
| PR |  |  |  |  |  |  |  |  |

### 3.26.7 Description of Registers

The following lists the SFRs:

Table 3.26.1 Register list (1/3)
Base address $=0 \times F 002 \_0000$

| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| BPADATA | 0x0900 | PortA Data Set Register when Power Cut Mode |
| BPBDATA | 0x0904 | PortB Data Set Register when Power Cut Mode |
| BPCDATA | 0x0908 | PortC Data Set Register when Power Cut Mode |
| BPDDATA | 0x090C | PortD Data Set Register when Power Cut Mode |
| BPFDATA | $0 \times 0914$ | PortF Data Set Register when Power Cut Mode |
| BPGDATA | $0 \times 0918$ | PortG Data Set Register when Power Cut Mode |
| BPJDATA | $0 \times 0924$ | PortJ Data Set Register when Power Cut Mode |
| BPKDATA | $0 \times 0928$ | PortK Data Set Register when Power Cut Mode |
| BPLDATA | 0x092C | PortL Data Set Register when Power Cut Mode |
| BPMDATA | 0x0930 | PortM Data Set Register when Power Cut Mode |
| BPNDATA | $0 \times 0934$ | PortN Data Set Register when Power Cut Mode |
| BPRDATA | $0 \times 0944$ | PortR Data Set Register when Power Cut Mode |
| BPTDATA | 0x094C | PortT Data Set Register when Power Cut Mode |
| BPUDATA | 0x0950 | PortU Data Set Register when Power Cut Mode |
| BPVDATA | 0x0954 | PortV Data Set Register when Power Cut Mode |
| - | 0x0B80 | Reserved |
| BPBOE | 0x0B84 | PortB Data Out Enable Control when Power Cut Mode |
| BPCOE | 0x0B88 | PortC Data Out Enable Control when Power Cut Mode |
| BPDOE | 0x0B8C | PortD Data Out Enable Control when Power Cut Mode |
| - | 0x0B90 | Reserved |
| BPFOE | 0x0B94 | PortF Data Out Enable Control when Power Cut Mode |
| BPGOE | 0x0B98 | PortG Data Out Enable Control when Power Cut Mode |
| BPJOE | 0x0BA4 | PortJ Data Out Enable Control when Power Cut Mode |
| BPKOE | 0x0BA8 | PortK Data Out Enable Control when Power Cut Mode |
| BPLOE | 0x0BAC | PortL Data Out Enable Control when Power Cut Mode |
| BPMOE | 0x0BB0 | PortM Data Out Enable Control when Power Cut Mode |
| BPNOE | 0x0BB4 | PortN Data Out Enable Control when Power Cut Mode |
| BPROE | 0x0BC4 | PortR Data Out Enable Control when Power Cut Mode |
| BPTOE | 0x0BCC | PortT Data Out Enable Control when Power Cut Mode |
| BPUOE | 0x0BD0 | PortU Data Out Enable Control when Power Cut Mode |
| BPVOE | 0x0BD4 | PortV Data Out Enable Control when Power Cut Mode |

Table 3.26.2 Register list (2/3)

| Register <br> Name | Address (base+) | Description |
| :---: | :---: | :---: |
| BSADATA | 0x0800 | SA Data Set Register when Power Cut Mode |
| BSBDATA | 0x0804 | SB Data Set Register when Power Cut Mode |
| BSCDATA | 0x0808 | SC Data Set Register when Power Cut Mode |
| BSDDATA | 0x080C | SD Data Set Register when Power Cut Mode |
| BSEDATA | $0 \times 0810$ | SE Data Set Register when Power Cut Mode |
| BSFDATA | $0 \times 0814$ | SF Data Set Register when Power Cut Mode |
| BSGDATA | $0 \times 0818$ | SG Data Set Register when Power Cut Mode |
| BSHDATA | 0x081C | SH Data Set Register when Power Cut Mode |
| BSJDATA | 0x0824 | SJ Data Set Register when Power Cut Mode |
| BSKDATA | $0 \times 0828$ | SK Data Set Register when Power Cut Mode |
| BSLDATA | 0x082C | SL Data Set Register when Power Cut Mode |
| BSTDATA | 0x084C | ST Data Set Register when Power Cut Mode |
| BSUDATA | 0x0850 | SU Data Set Register when Power Cut Mode |
| BSAOE | 0x0A80 | SA Data Out Enable Control when Power Cut Mode |
| BSBOE | 0x0A84 | SB Data Out Enable Control when Power Cut Mode |
| BSCOE | 0x0A88 | SC Data Out Enable Control when Power Cut Mode |
| BSDOE | 0x0A8C | SD Data Out Enable Control when Power Cut Mode |
| BSEOE | 0x0A90 | SE Data Out Enable Control when Power Cut Mode |
| BSFOE | 0x0A94 | SF Data Out Enable Control when Power Cut Mode |
| BSGOE | 0x0A98 | SG Data Out Enable Control when Power Cut Mode |
| BSHOE | 0x0A9C | SH Data Out Enable Control when Power Cut Mode |
| BSJOE | 0x0AA4 | SJ Data Out Enable Control when Power Cut Mode |
| BSKOE | 0x0AA8 | SK Data Out Enable Control when Power Cut Mode |
| BSLOE | 0x0AAC | SL Data Out Enable Control when Power Cut Mode |
| BSTOE | Ox0ACC | ST Data Out Enable Control when Power Cut Mode |
| BSUOE | 0x0AD0 | SU Data Out Enable Control when Power Cut Mode |
| BPAIE | 0x0D80 | PORT A WakeUp Input Enable |
| BPCIE | 0x0D88 | PORT C WakeUp Input Enable |
| BPDIE | 0x0D8C | PORT D WakeUp Input Enable |
| BPFIE | 0x0D94 | PORT F WakeUp Input Enable |
| BPNIE | 0x0DB4 | PORT N WakeUp Input Enable |
| BPRIE | 0x0DC4 | PORT R WakeUp Input Enable |

Table 3.26.3 Register list (3/3) Base address = 0xF002_0000

| Register <br> Name | Address <br> (base+) | Description |
| :---: | :---: | :---: |
| BPARELE | 0x0200 | PortA Enable Register of Wake-up trigger from Power Cut Mode |
| BPDRELE | 0x0204 | PortD Enable Register of Wake-up trigger from Power Cut Mode |
| BRTRELE | $0 \times 0208$ | RTC Request Enable Register of Wake-up trigger from Power Cut Mode |
| BPXRELE | 0x020C | Others Port Enable Register of Wake-up trigger from Power Cut Mode |
| BPAEDGE | 0x0220 | PortA Selection Register of Wake-up trigger Edge from Power Cut Mode |
| BPDEDGE | 0x0224 | PortD Selection Register of Wake-up trigger Edge from Power Cut Mode |
| BPXEDGE | 0x022C | Others Ports Selection Register of Wake-up trigger Edge from Power Cut Mode |
| BPARINT | 0x0240 | PortA Wake-up Interrupt status Register |
| BPDRINT | 0x0244 | PortD Wake-up Interrupt status Register |
| BRTRINT | $0 \times 0248$ | RTC Wake-up Interrupt status Register |
| BPXRINT | 0x024C | Others Ports Wale-up Interrupt status Register |
| PMCDRV | 0x0260 | External Port Driverbility control Register |
| DMCCKECTL | 0x0280 | DMCCKE pin setting Register (PCM mode) |
| PMCCTL | 0x0300 | Power Management Circuit Control Register |
| PMCWV1 | 0x0400 | Renew Control for PMC Registers |
| - | $0 \times 0408$ | Reserved |
| PMCRES | 0x041C | <PCM_ON> Flag Clear Register for PMCCTL_R<PMC_ON> |

Table 3.26.4 backup register output data register list 1

| register <br> Address | correspond to port | register name | type | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Obit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xF002_0900 | PA | BPADATA <br> Note1) | W | - | - | - | - | BPADATA3 | BPADATA2 | BPADATA1 | BPADATAO |
| 0xF002_0904 | PB | BPBDATA | W | - | - | - | - | BPBDATA3 | BPBDATA2 | BPBDATA1 | BPbDATAO |
| 0xF002_0908 | PC | BPCDATA | W | BPCDATA7 | BPCDATA6 | - | BPCDATA4 | BPCDATA3 | - | - | - |
| 0xF002_090C | PD | BPDDATA | W | Note2) | BPDDATA6 | Read as undefined. Write as zero. |  |  |  |  |  |
| 0xF002_0914 | PF | BPFDATA | W | BPFDATA7 | BPFDATA6 | - | - | - |  |  |  |
| 0xF002_0918 | PG | BPGDATA | W | BPGDATA7 | BPGDATA6 | BPGDATA5 | BPGDATA4 | BPGDATA3 | BPGDATA2 | BPGDATA1 | BPGDATAO |
| 0xF002_0924 | PJ | BPJDATA | W | BPJDATA7 | BPJDATA6 | BPJDATA5 | BPJDATA4 | BPJDATA3 | BPJDATA2 | BPJDATA1 | BPJdatao |
| 0xF002_0928 | PK | BPKDATA | W | BPKDATA7 | BPKDATA6 | BPKDATA5 | BPKDATA4 | BPKDATA3 | BPKDATA2 | BPKDATA1 | BPKDATAO |
| 0xF002_092C | PL | BPLDATA | W | - | - | - | BPLDATA4 | BPLDATA3 | BPLDATA2 | BPLDATA1 | bPLDATAO |
| 0xF002_0930 | PM | BPMDATA | W | - | - | - | - | BPMDATA3 | BPMDATA2 | BPMDATA1 | BPMDATAO |
| 0xF002_0934 | PN | BPNDATA | W | BPNDATA7 | BPNDATA6 | BPNDATA5 | BPNDATA4 | BPNDATA3 | BPNDATA2 | BPNDATA1 | BPNDATAO |
| 0xF002_0944 | PR | BPRDATA | W | - | - | - | - | - | BPRDATA2 | BPRDATA1 | BPRDATAO |
| 0xF002_094C | PT | BPTDATA | W | BPTDATA7 | BPTDATA6 | BPTDATA5 | BPTDATA4 | BPTDATA3 | BPTDATA2 | BPTDATA1 | BPTDATAO |
| 0xF002_0950 | PU | BPUDATA | W | BPUDATA7 | BPUDATA6 | BPUDATA5 | BPUDATA4 | BPUDATA3 | BPUDATA2 | bPUDATA1 | BPUDATAO |
| 0xF002_0954 | PV | BPVDATA | W | BPVDATA7 | BPVDATA6 | BPVDATA5 | BPVDATA4 | BPVDATA3 | BPVDATA2 | BPVDATA1 | BPVDATAO |

These registers define the output data in the Power Cut Mode. Each register is initialized to " 0 " after reset, and retains the previous value after hot reset.

Register bit value $=0 y 0$ : "L" output
Register bit value = 0y1: "H" output

Note1: In the Power Cut Mode, the BPADATA register is initialized to $0 \times 00$ and the internal pull-up circuit of port $A$ is turned off. To continue using the pull-up circuit of port A, BPADATA must be set to 0xFF before entering the Power Cut Mode..

Note2: Read as undefined.

Table 3.26.5 backup register output Enable register list 1

| register <br> Address | correspond to port | register name | type | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Obit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xF002_0B80 | PA | Reserved | - | - |  |  |  | Read as undefined. Write as zero. |  |  |  |
| 0xF002_0B84 | PB | BPBOE | W | - |  |  |  | BPBOE3 | BPBOE2 | BPBOE1 | BPBOE0 |
| 0xF002_0B88 | PC | BPCOE | W | BPCOE7 | BPCOE6 | - | BPCOE4 | BPCOE3 | - | - | - |
| 0xF002_0B8C | PD | BPDOE | w | BPDOE7 | BPDOE6 | BPDOE5 | BPDOE4 | Read as undefined. Write as zero. |  |  |  |
| 0xF002_0B94 | PF | BPFOE | W | BPFOE7 | BPFOE6 | - | - | - |  |  |  |
| 0xF002_0B98 | PG | BPGOE | w | BPGOE7 | BPGOE6 | BPGOE5 | BPGOE4 | BPGOE3 | BPGOE2 | BPGOE1 | BPGOEO |
| 0xF002_0BA4 | PJ | BPJOE | W | BPJOE7 | BPJOE6 | BPJOE5 | BPJOE4 | BPJOE3 | BPJOE2 | BPJOE1 | BPJOE0 |
| OxF002_OBA8 | PK | BPKOE | W | BPKOE7 | BPKOE6 | BPKOE5 | BPKOE4 | BPKOE3 | BPKOE2 | BPKOE1 | BPKOE0 |
| 0xF002_OBAC | PL | BPLOE | W | - | - | - | BPLOE4 | BPLOE3 | BPLOE2 | BPLOE1 | BPLOE0 |
| 0xF002_0BB0 | PM | BPMOE | W | - | - | - | - | BPMOE3 | BPMOE2 | BPMOE1 | BPMOEO |
| 0xF002_0BB4 | PN | BPNOE | W | BPNOE7 | BPNOE6 | BPNOE5 | BPNOE4 | BPNOE3 | BPNOE2 | BPNOE1 | BPNOEO |
| 0xF002_0BC4 | PR | BPROE | W | - | - | - | - | - | BPROE2 | BPROE1 | BPROE0 |
| 0xF002_0BCC | PT | BPTOE | W | BPTOE7 | BPTOE6 | BPTOE5 | BPTOE4 | BPTOE3 | BPTOE2 | BPTOE1 | BPTOE0 |
| 0xF002_0BD0 | PU | BPUOE | W | BPUOE7 | BPUOE6 | BPUOE5 | BPUOE4 | BPUOE3 | BPUOE2 | BPUOE1 | BPUOE0 |
| 0xF002_0BD4 | PV | BPVOE | W | BPVOE7 | BPVOE6 | BPVOE5 | BPVOE4 | BPVOE3 | BPVOE2 | BPVOE1 | BPVOE0 |

These registers enable or disable data output in the Power Cut Mode. Each register is initialized to " 0 " after reset, and retains the previous value after hot reset.

Register bit value $=0 y 0$ : Disable output
Register bit value $=01 y$ : Enable output

Note: When using a touch screen function at PortD, the BPDOE and the BPDDATA setting are shown belows.


Table 3.26.6 backup register output data register list 2

| register <br> Address | correspond to port | register name | type | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Obit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xF002_0800 | SA | BSADATA | W | BSADATA7 | BSADATA6 | BSADATA5 | BSADATA4 | BSADATA3 | BSADATA2 | BSADATA1 | BSADATAO |
| 0xF002_0804 | SB | BSBDATA | W | BSBDATA7 | BSBDATA6 | BSBDATA5 | BSBDATA4 | BSBDATA3 | BSBDATA2 | BSBDATA1 | BSBDATAO |
| 0xF002_0808 | SC | BSCDATA | W | BSCDATA7 | bSCDATA6 | BSCDATA5 | BSCDATA4 | BSCDATA3 | BSCDATA2 | BSCDATA1 | BSCDATAO |
| 0xF002_080C | SD | BSDDATA | W | BSDDATA7 | BSDDATA6 | BSDDATA5 | BSDDATA4 | BSDDATA3 | BSDDATA2 | BSDDATA1 | BSDDATAO |
| 0xF002_0810 | SE | BSEDATA | W | BSEDATA7 | BSEDATA6 | BSEDATA5 | BSEDATA4 | BSEDATA3 | BSEDATA2 | BSEDATA1 | BSEDATAO |
| 0xF002_0814 | SF | BSFDATA | W | BSFDATA7 | BSFDATA6 | BSFDATA5 | BSFDATA4 | BSFDATA3 | BSFDATA2 | BSFDATA1 | BSFDATAO |
| 0xF002_0818 | SG | BSGDATA | W | BSGDATA7 | BSGDATA6 | BSGDATA5 | BSGDATA4 | BSGDATA3 | BSGDATA2 | BSGDATA1 | BSGDATAO |
| 0xF002_081C | SH | BSHDATA | W | BSHDATA7 | - | - | BSHDATA4 | BSHDATA3 | BSHDATA2 | - | - |
| 0xF002_0824 | SJ | BSJDATA | W | - | BSJDATA6 | BSJDATA5 | BSJDATA4 | BSJDATA3 | BSJDATA2 | BSJDATA1 | BSJDATAO |
| 0xF002_0828 | SK | BSKDATA | W | BSKDATA7 | BSKDATA6 | BSKDATA5 | BSKDATA4 | BSKDATA3 | BSKDATA2 | BSKDATA1 | BSKDATAO |
| 0xF002_082C | SL | BSLDATA | W | - | 注 | BSLDATA5 | BSLDATA4 | - | BSLDATA2 | BSLDATA1 | BSLDATAO |
| 0xF002_084C | ST | BSTDATA | W | BSTDATA7 | BSTDATA6 | BSTDATA5 | BSTDATA4 | BSTDATA3 | BSTDATA2 | BSTDATA1 | BSTDATAO |
| 0xF002_0850 | SU | BSUDATA | W | - | - | - | BSUDATA4 | BSUDATA3 | - | BSUDATA1 | BSUDATAO |

These registers define the output data in the Power Cut Mode. Each register is initialized to " 0 " after reset, and retains the previous value after hot reset.

Register bit value $=0 y 0$ : "L" output
Register bit value = 0 y 1 : "H" output

Note: Read as undefined.

Table 3.26.7 backup register output Enable register list 2

| register <br> Address | correspond to port | register name | type | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Obit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xF002_0A80 | SA | BSAOE | W | BSAOE7 | BSAOE6 | BSAOE5 | BSAOE4 | BSAOE3 | BSAOE2 | BSAOE1 | BSAOEO |
| 0xF002_0A84 | SB | BSBOE | W | BSBOE7 | BSBOE6 | BSBOE5 | BSBOE4 | BSBOE3 | BSBOE2 | BSBOE1 | BSBOEO |
| 0xF002_0A88 | SC | BSCOE | W | BSCOE7 | BSCOE6 | BSCOE5 | BSCOE4 | BSCOE3 | BSCOE2 | BSCOE1 | BSCOEO |
| 0xF002_0A8C | SD | BSDOE | W | BSDOE7 | BSDOE6 | BSDOE5 | BSDOE4 | BSDOE3 | BSDOE2 | BSDOE1 | BSDOEO |
| 0xF002_0A90 | SE | BSEOE | W | BSEOE7 | BSEOE6 | BSEOE5 | BSEOE4 | BSEOE3 | BSEOE2 | BSEOE1 | BSEOEO |
| 0xF002_0A94 | SF | BSFOE | W | BSFOE7 | BSFOE6 | BSFOE5 | BSFOE4 | BSFOE3 | BSFOE2 | BSFOE1 | BSFOEO |
| 0xF002_0A98 | SG | BSGOE | W | BSGOE7 | BSGOE6 | BSGOE5 | BSGOE4 | BSGOE3 | BSGOE2 | BSGOE1 | BSGOE0 |
| 0xF002_0A9C | SH | BSHOE | W | BSHOE7 | - | - | BSHOE4 | BSHOE3 | BSHOE2 | - | - |
| 0xF002_0AA4 | SJ | BSJOE | W | - | BSJOE6 | BSJOE5 | BSJOE4 | BSJOE3 | BSJOE2 | BSJOE1 | BSJOE0 |
| 0xF002_0AA8 | SK | BSKOE | W | BSKOE7 | BSKOE6 | BSKOE5 | BSKOE4 | BSKOE3 | BSKOE2 | BSKOE1 | BSKOEO |
| 0xF002_OAAC | SL | BSLOE | W | - | Note | BSLOE5 | BSLOE4 | - | BSLOE2 | BSLOE1 | BSLOE0 |
| 0xF002_OACC | ST | BSTOE | W | BSTOE7 | BSTOE6 | BSTOE5 | BSTOE4 | BSTOE3 | BSTOE2 | BSTOE1 | BSTOEO |
| 0xF002_0AD0 | SU | BSUOE | W | - | - | - | BSUOE4 | BSUOE3 | - | BSUOE1 | BSUOEO |

These registers enable or disable data output in the Power Cut Mode. Each register is initialized to " 0 " after reset, and retains the previous value after hot reset.

Register bit value $=0 y 0$ : Enable output
Register bit value $=01 \mathrm{y}$ : Disable output

Note: Read as undefined.

1. BPARELE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:4] | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| [3] | BPARELE3 | R/W | Oy0 | hold eve data | PCM release request Enable OyO: disable 0y1: enable |
| [2] | BPARELE2 | R/W | Oyo | hold eve data | PCM release request Enable <br> OyO: disable <br> 0y1: enable |
| [1] | BPARELE1 | R/W | Oy0 | hold eve data | PCM release request Enable Oy0: disable <br> 0y1: enable |
| [0] | BPARELEO | R/W | Oy0 | hold eve data | PCM release request Enable OyO: disable 0y1: enable |

[Description]
a. <BPARELE[3:0]>

Enable PCM release request of key input KI [3:0].

Note: When an enable setting is required, BPAIE[3:0] register bit also need to set to be an enable similarly.
2. BPDRELE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[7]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[6]$ | BPDRELE6 | R/W | 0y0 | hold eve data | PCM release request Enable <br> 0y0: disable <br> Oy1: enable |
| $[5: 0]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <BPDRELE6>

Enable PCM release request of INTA (INTTSI).
Note: When an enable setting is required, BPDIE[6]register bit also need to set to be an enable similarly.
3. BRTRELE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[0]$ | BRTRELE0 | R/W | Oy0 | hold eve data | PCM release request Enable <br> 0y0: disable <br> 0y1: enable |

[Description]
a. <BRTRELE0>

Enable PCM release request of RTC.

4．BPXRELE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ［31：8］ | － | － | Undefined | Undefined | Read as undefined．Write as zero． |
| ［7］ | PR2INTH | R／W | Oy0 | hold eve data | PCM release request Enable 0y0：disable 0y1：enable |
| ［6］ | PN7INTG |  |  |  |  |
| ［5］ | PN6INTF |  |  |  |  |
| ［4］ | PN5INTE |  |  |  |  |
| ［3］ | PN4INTD |  |  |  |  |
| ［2］ | PF7INTC |  |  |  |  |
| ［1］ | PD7INTB |  |  |  |  |
| ［0］ | PC7INT9 |  |  |  |  |

（個別説明）
a．＜PR2INTH＞
Enable PCM release request of PR2（INTH）．
Note：When an enable setting is required，BPRIE［2］register bit also need to set to be an enable similarly．
b．＜PN7INTG＞
Enable PCM release request of PN7（INTG）．
Note：When an enable setting is required，BPNIE［7］register bit also need to set to be an enable similarly．
c．＜PN6INTF＞
Enable PCM release request of PN6（INTF）．
Note：When an enable setting is required，BPNIE［6］register bit also need to set to be an enable similarly．
d．＜PN5INTE＞
Enable PCM release request of PN5（INTE）．
Note：When an enable setting is required，BPNIE［5］register bit also need to set to be an enable similarly．
e．＜PN4INTD＞
Enable PCM release request of PN4（INTD）．
Note：When an enable setting is required，BPNIE［4］register bit also need to set to be an enable similarly．
f．＜PF7INTC＞
Enable PCM release request of PR2（INTH）．
Note：When an enable setting is required，BPFIE［7］register bit also need to set to be an enable similarly．
g．＜PD7INTB＞
Enable PCM release request of PD7（INTB）．
Note：When an enable setting is required，BPDIE［7］register bit also need to set to be an enable similarly．
h．＜PC7INT9＞
Enable PCM release request of PC7（INT9）．
Note：When an enable setting is required，BPCIE［7］register bit also need to set to be an enable similarly．
5. BPAEDGE register

| Address $=\left(0 x F 002 \_0000\right)+(0 x 0220)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset Value | Description |
| [31:4] | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| [3] | BPAEDGE3 | R/W | OyO | hold eve data | edge selection of PCM release request Oy0 : rise edge <br> $0 y 1$ : fall edge |
| [2] | BPAEDGE2 | R/W | OyO | hold eve data | edge selection of PCM release request $0 y 0$ : rise edge <br> $0 y 1$ : fall edge |
| [1] | BPAEDGE1 | R/W | Oy0 | hold eve data | edge selection of PCM release request Oy0 : rise edge <br> 0y1 : fall edge |
| [0] | BPAEDGE0 | R/W | Oy0 | hold eve data | edge selection of PCM release request Oy0 : rise edge <br> 0y1 : fall edge |

[Description]
a. <BPAEDGE[3:0]>

Edge selection of PCM release request of key input KI [3:0].
6. BPDEDGE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[7]$ | - | - | Undefined | Undefined | Read undefined. Write as zero. |
| $[6]$ | BPDEDGE6 | R/W | Oy0 | hold eve data | Edge selection of PCM release request <br> Oy0: rise edge <br> Oy1: fall edge |
| $[5: 0]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <BPDEDGE6>

Edge selection of PCM release request of INTA (INTTSI).
7. BPXEDGE register

| Bit | Bit Symbol |  | Type | Reset <br> Value | Hot Reset <br> Value |
| :--- | :--- | :--- | :--- | :--- | :--- |

a. <BPXEDGEH>

Edge selection of PCM release request of INTH.
b. <BPXEDGEG>

Edge selection of PCM release request of INTG.
c. <BPXEDGEF>

Edge selection of PCM release request of INTF.
d. <BPXEDGEE>

Edge selection of PCM release request of INTE.
e. <BPXEDGED>

Edge selection of PCM release request of INTD.
f. <BPXEDGEC>

Edge selection of PCM release request of INTC.
g. <BPXEDGEB>

Edge selection of PCM release request of INTB.
h. <BPXEDGE9>

Edge selection of PCM release request of INT9.
8. BPARINT register

[Description]
a. <BPARINT[3:0]>

PCM release interrupt status of key input KI [3:0].

Write:
0y0: Clear
0y1: Reserved
Read:
0y0: no interrupt request
$0 y 1$ : interrupt request

For the factor of PCM release can be confirmed.
Please write this register bit as 0 before entering PCM status.
9. BPDRINT register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 7]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[6]$ | BPDRINT6 | R/W | Undefined | hold eve data | PCM release interrupt status <br> Write: <br> Oy0: Clear <br> Oy1: Reserved <br> Read: <br> Oy0: no interrupt request <br> 0y1: interrupt request |
|  |  |  |  |  |  |
| $[5: 0]$ | - |  |  |  |  |

## [Description]

a. <BPDRINT6>

PCM release interrupt status of INTA (INTTSI).

Write:
0y0: Clear
0y1: Reserved
Read:
0y0: no interrupt request
$0 y 1$ : interrupt request

For the factor of PCM release can be confirmed.
Please write this register bit as 0 before entering PCM status.
10. BRTRINT register

[Description]
a. <BRTRINT0>

PCM release interrupt status of RTC.

Write:
0y0: Clear
0y1: Reserved
Read:
0y0: no interrupt request
$0 y 1$ : interrupt request

For the factor of PCM release can be confirmed.
Please write this register bit as 0 before entering PCM status.
11. BPXRINT register

| Bit | Bit Symbol | Type | Reset Value | Hot Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| [7] | PR2INTH | R/W | Undefined | hold eve data | PCM release interrupt status Write: <br> OyO: Clear <br> 0y1: Reserved <br> Read: <br> 0y0: no interrupt request <br> 0 y 1 : interrupt request |
| [6] | PN7INTG |  |  |  |  |
| [5] | PN6INTF |  |  |  |  |
| [4] | PN5INTE |  |  |  |  |
| [3] | PN4INTD |  |  |  |  |
| [2] | PF7INTC |  |  |  |  |
| [1] | PD7INTB |  |  |  |  |
| [0] | PC7INT9 |  |  |  |  |

[Description]
a. <PR2INTH>

PCM release interrupt status of INTH.
b. <PN7INTG>

PCM release interrupt status of INTG.
c. <PN6INTF>

PCM release interrupt status of INTF.
d. <PN5INTE>

PCM release interrupt status of INTE.
e. <PN4INTD>

PCM release interrupt status of INTD.
f. <PF7INTC>

PCM release interrupt status of INTH.
g. $<\mathrm{PD} 7 \mathrm{INTB}>$

PCM release interrupt status of INTB.
h. <PC7INT9>

PCM release interrupt status of INT9.

Write:
0y0: Clear
0y1: Reserved
Read:
0y0: no interrupt request
0 y 1 : interrupt request

For the factor of PCM release can be confirmed.
Please write this register bit as 0 before entering PCM status.
12. PMCDRV register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |

[Description]
a. < DRV_LCD, DRV_MEM[1:0]>

These bits can be used to change the drive capability of ports related to LCD and memory according to the voltage range to be used.
13. DMCCKECTL register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[0]$ | DMCCKEHLD | R/W | Oy0 | hold eve data | output selection of SJ6 <br> OyO: DMCCKE <br> Oy1: PMC register setting |

[Description]

## a. <DMCCKEHLD >

After a system reset, the DMCCKE pin is always initialized to the "H" level. Therefore, if SDRAM has been set to self-refresh mode before entering the Power Cut Mode, the self-refresh mode will be cleared when the DMCCKE pin is initialized to the "H" level after wake-up from the Power Cut Mode. To avoid this situation, it is possible only for the DMCCKE pin, which controls SDRAM, to specify different pin levels after a system reset and after wake-up from the Power Cut Mode. The DMCCKE pin level after wake-up from the Power Cut Mode can be set in the relevant PMC register.

|  | DMCCKE pin status |
| :--- | :--- |
| After a system reset | "H" level |
| After wake-up from Power | To set the DMCCKE pin to "L" level: <br> Cut Mode <br>  <br> DMCCKECTL<DMCCKEHLD>= 0y1 <br> BSJOE<BSJOE6>= 0y1 |
|  | BSJDATA<BSJDATA6>= $0 y 0$ |

14. PMCCTL register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Undefined | Read undefined. Write as zero. |
| [7] | PCM_ON Note) | R/W | OyO | hold eve data | Power Cut Enable Oy0: Disable 0y1: Enable |
| [6] | PMCPWE | R/W | Oy1 | hold eve data | output selection of PWE <br> OyO: Port function (PC2) <br> 0y1: PMC register output (PWE) |
| [5:3] | - | - | Undefined | Undefined | Read undefined. Write as zero. |
| [2] | Reserved | - | Undefined | Undefined | Read undefined. Write as zero. |
| [1] | WUTM1 | R/W | Oy0 | hold eve data | Warm-up timing setting |
| [0] | WUTM0 | R/W | Oy0 | hold eve data | $\begin{aligned} & \text { Oy00: } 2^{9}(15.625 \mathrm{~ms}) \\ & \text { Oy01: } 2^{10}(31.25 \mathrm{~ms}) \\ & \text { Oy10: } 2^{11}(62.5 \mathrm{~ms}) \\ & \text { Oy11: } 2^{12}(125 \mathrm{~ms}) \end{aligned}$ |

[Description]
a. <PCM_ON>

The Power Cut Mode is entered by writing " 1 " to <PCM_ON>.

Note1: The Power Cut Mode is etnered by writing "1" to <PCM_ON>. At this time, <PMCPWE> and [WMTM1:0](WMTM1:0) in the same register cannot be changed simultaneously. <PMCPWE> and [WMTM1:0](WMTM1:0) should be set while $<P C M \_O N>=0$. When writing "1" to <PCM_ON>, do not change the values of <PMCPWE> and [WMTM1:0](WMTM1:0).

Note2: <PCM_ON> cannot be cleared by writing "0". To clear this bit, use the <RES_PCMON> bit in the PMCRES register.

Note3: The external PWE signal changes from " 0 " to "1" approximately $1.5 \mathrm{XT} 1(48 \mu \mathrm{~s})$ after a wake-up request interrupt. Then, after a specified warm-up period and an additional interval of approximately 1 XT1 $(32 \mu s)$, the internal reset signal is released. Since power stabilization time depends on the response of the power source to be used and conditions on the system, determine the warm-up time in consideration of the period required until power is stabilized.
15. PMCWV1 register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:6] | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| [6] | PMCBDTV | W | OyO | hold eve data | Back-up register value update Oy0: Do not update Oy1: Update |
| [5] | PMCCTLV | R/W | Oy0 | hold eve data | PMCCTL register value update OyO: Do not update 0y1: Update |
| [4] | DMCCKECTLV | R/W | Oy0 | hold eve data | DMCCKECTL register value update <br> OyO: Do not update <br> 0y1: Update |
| [3] | PMCDRVV | R/W | Oy0 | hold eve data | PMCDRV register value update Oy0: Do not update Oy1: Update |
| [2] | BPARINTV | R/W | Oy0 | hold eve data | BPARINT register value update Oy0: Do not update 0y1: Update |
| [1] | BPAEDGEV | R/W | Oyo | hold eve data | BPAEDGE register value update <br> OyO: Do not update <br> Oy1: Update |
| [0] | BPARELEV | R/W | OyO | hold eve data | BPARELE register value update <br> OyO: Do not update <br> 0y1: Update |

[Description]
There are different PMC setting registers in Power Off area and Power On area to realize Power Cut Mode. And have to set the PMCWV1 register to renew the backup registers setting in Power On area.
For how to control PMC registers, see "3.26.3 PMC Registers Composition
a. <PMCCTLV>, <DMCCKECTLV>, <PMCDRVV> and other registers

0y0: Do not update
When <register bit>=0y0, values newly written to the appropriate register are not reflected in the corresponding backup register in the DVCC1B circuit.
0y1: Update
When <register bit>=0y1, values newly written to the appropriate register are reflected in the corresponding backup register in the DVCC1B circuit.

Note: PMCCTL<PCM_ON> is a special bit that cannot be updated by using the PMCWV1 register. Use the PMCRES register to update PMCCTL<PCM_ON>.
16. PMCRES register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[7]$ | RES_PCMON | R/W | Oy0 | Oy0 | PMCCTL<PCM_ON> clear <br> Oy0: Invalid <br> Oy1: Clear |
| $[6: 0]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <RES_PCMON>

By writing "1" to <RES_PCMON>, PMCCTL<PCM_ON> can be cleared. This bit cannot be used for waking up from the Power Cut Mode.

0y0: Invalid
0y1: <PCM_ON> clear
17. BPAIE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[3]$ | BPAIE3 | W | Oy0 | hold eve data | PCM release request Enable <br> 0y0: disable <br> Oy1: enable |
| $[2]$ | BPAIE2 | W | Oy0 | hold eve data | PCM release request Enable <br> 0y0: disable <br> Oy1: enable |
| $[1]$ | BPAIE1 | W | 0y0 | hold eve data | PCM release request Enable <br> Oy0: disable <br> 0y1: enable |
| $[0]$ | BPAIE0 | W | 0y0 | hold eve data | PCM release request Enable <br> Oy0: disable <br> Oy1: enable |

[Description]
a. <BPAIE[3:0]>

Enable PCM release request of key input KI [3:0].

Note: When an enable setting is required, BPARELE[3:0] register bit also need to set to be an enable similarly.
18. BPCIE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[7]$ | BPAIE7 | W | Oy0 | hold eve data | PCM release request Enable <br> Oy0: disable <br> Oy1: enable |
| $[6: 0]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <BPCIE7>

Enable PCM release request of INT9.

Note: When an enable setting is required, BPXRELE[0] register bit also need to set to be an enable similarly.
19. BPDIE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |

[Description]
a. <BPDIE[7:6]>

Enable PCM release request of PD7(INTB) and PD6(INTA).

Note: When an enable setting is required, BPDRELE[6] register bit also need to set to be an enable similarly.
Note: When an enable setting is required, BPXRELE[1] register bit also need to set to be an enable similarly.
20. BPFIE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[7]$ | BPFIE7 | W | 0y0 | hold eve data | PCM release request Enable <br> Oy0: disable <br> Oy1: enable |
| $[6: 0]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <BPFIE7>

Enable PCM release request of INTC.

Note: When an enable setting is required, BPXRELE[2] register bit also need to set to be an enable similarly.
21. BPNIE register

| Address $=\left(0 x F 002 \_0000\right)+0 \times 0 D B 4$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset Value | Description |
| [31:8] | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| [7] | BPNIE7 | W | Oy0 | hold eve data | PCM release request Enable 0y0: disable 0y1: enable |
| [6] | BPNIE6 | w | Oy0 | hold eve data | PCM release request Enable Oy0: disable 0y1: enable |
| [5] | BPNIE5 | w | Oy0 | hold eve data | PCM release request Enable <br> OyO: disable <br> 0y1: enable |
| [4] | BPNIE4 | W | Oy0 | hold eve data | PCM release request Enable <br> Oy0: disable <br> Oy1: enable |
| [3:0] | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <BPNIE[7:4]>

Enable PCM release request of PN7(INTG), PN6(INTF), PN5(INTE) and PN4(INTD).

Note: When an enable setting is required, BPXRELE[6:3] register bit also need to set to be an enable similarly.
22. BPRIE register

| Bit | Bit Symbol | Type | Reset <br> Value | Hot Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 3]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |
| $[2]$ | BPRIE2 | W | 0y0 | hold eve data | PCM release request Enable <br> Oy0: disable <br> 0y1: enable |
| $[1: 0]$ | - | - | Undefined | Undefined | Read as undefined. Write as zero. |

[Description]
a. <BPRIE2>

Enable PCM release request of INTH.

Note: When an enable setting is required, BPXRELE[7] register bit also need to set to be an enable similarly.

### 3.26.8 Program Examples

The program example shown below is written assuming that it is executed from the internal RAM.
Before entering the Power Cut Mode, stop all functions that may interfere with transition to the Power Cut Mode and set the relevant pins as required.

- Stop the watchdog timer. (The watchdog timer is stopped in the initial state.)
- Stop the AD converter.
- Stop DMA operation.
- Stop the LCD controller.
- Stop the auto-refresh mode of SDRAM (change to the self-refresh mode).
- Stop DMA transfer.
- Fix pin levels as required.

At the same time as fixing pin levels, also set the levels of the relevant pins during the Power Cut Mode. For each external interrupt that can be used for waking up from the Power Cut Mode, the active edge can be selected in the relevant register. To use the PD6 pin as INTA (INTTSI interrupt), it is necessary to disable the debounce circuit.

- Disable interrupts.
- Stop OFD operation.
- Stop PLL operation.
- Disable the internal cache memory.
; Example) Wakeup from the Power Cut Mode by using Port A[0].
;----------- Back up Data set Register in Power Cut Mode

| LDR | r0,=BPADATA | ; Port A Pull-up enable for PMC mode |
| :---: | :---: | :---: |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPBDATA | ; PB Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, $=$ BPCDATA | ; PC Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BPDDATA | ; PD Data set in Power Cut Mode |
| MOV | r1,\#0x00000040 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPFDATA | ; PE Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, $=$ BPGDATA | ; PG Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPJDATA | ; PJ Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, $=$ BPKDATA | ; PK Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, = BPLDATA | ; PL Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0,=BPMDATA | ; PM Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, =BPNDATA | ; PN Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPRDATA | ; PR Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPTDATA | ; PT Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, $=$ BPUDATA | ; PU Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPVDATA | ; PV Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |

Back Up Data Output Enable Register

| LDR | r0, = BPBOE | ; PB Output enable |
| :---: | :---: | :---: |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | $\mathrm{r} 0,=\mathrm{BPCOE}$ | ; PC Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPDOE | ; PD Output enable |
| MOV | r1,\#0x000000F0 |  |
| STR | r1,[r0] |  |
| LDR | r0, = BPFOE | ; PF Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, = BPGOE | ; PG Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BPJOE | ; PJ Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | $\mathrm{r} 0,=\mathrm{BPKOE}$ | ; PK Output enable |
| MOV | $\mathrm{r} 1, \# 0 \mathrm{x} 000000 \mathrm{FF}$ |  |
| STR | r1,[r0] |  |
| LDR | r0, $=$ BPLOE | ; PL Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, $=$ BPMOE | ; PM Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, $=$ BPNOE | ; PN Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BPROE | ; PR Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, = BPTOE | ; PT Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BPUOE | ; PU Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BPVOE | ; PV Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |

Back up Data set Register in Power Cut Mode

| LDR | r0, $=$ BSADATA | SA Data set in Power Cut Mode |
| :---: | :---: | :---: |
| MOV | r1,\#0x000000FF |  |
| STR | $\mathrm{r} 1,[\mathrm{r} 0$ ] |  |
| LDR | r0, = BSBDATA | SB Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | $\mathrm{r} 1,[\mathrm{r} 0$ ] |  |
| LDR | r0, $=$ BSCDATA | SC Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BSDDATA | ; SD Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BSEDATA | ; SE Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BSFDATA | ; SF Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BSGDATA | ; SG Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BSHDATA | ; SH Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BSJDATA | ; SJ Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | $\mathrm{r} 1,[\mathrm{r} 0]$ |  |
| LDR | r0, = BSKDATA | ; SK Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BSLDATA | ; SL Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BSTDATA | ; ST Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0,=BSUDATA | ; SU Data set in Power Cut Mode |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |

Back Up Data Output Enable Register

| LDR | r0, $=$ BSAOE | ; SA Output enable |
| :---: | :---: | :---: |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | $\mathrm{r} 0,=\mathrm{BSBOE}$ | ; SB Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | $\mathrm{r} 0,=\mathrm{BSCOE}$ | ; SC Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, $=\mathrm{BSDOE}$ | ; SD Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, $=$ BSEOE | ; SE Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, $=\mathrm{BSFOE}$ | ; SF Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, = BSGOE | ; SG Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, $=$ BSHOE | ; SH Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | $\mathrm{r} 1,[\mathrm{r} 0$ ] |  |
| LDR | $\mathrm{r} 0,=\mathrm{BSJOE}$ | ; SJ Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1, [r0] |  |
| LDR | r0, = BSKOE | ; SK Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BSLOE | ; SL Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | $\mathrm{r} 0,=\mathrm{BSTOE}$ | ; ST Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |
| LDR | r0, = BSUOE | ; SU Output enable |
| MOV | r1,\#0x000000FF |  |
| STR | r1,[r0] |  |

;----------- Wake Up Enable Register

| LDR | r0,=BPAIE | ; PA0, set enable |
| :--- | :--- | :--- |
| MOV | r1,\#0x00000001 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPCIE | ; Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,,[r0] |  |
| LDR | r0,=BPDIE | ; Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPFIE | ; Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,,[r0] |  |
| LDR | r0,=BPNIE | ;Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPRIE | ; Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,,[r0] |  |

;----------- Wake Up Enable Register

| LDR | r0,=BPARELE | ; PA0, set enable |
| :--- | :--- | :--- |
| MOV | r1,\#0x00000001 |  |
| STR | r1, $[$ r0] |  |
| LDR | r0,=BPDRELE | ; Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BRTRELE | ; Disable |
| MOV | r1,\#\#x00000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPXRELE | ; Disable |
| MOV | r1,\#0x00000000 |  |
| STR | r1,[r0] |  |

Wake Up Source Edge Select Register

| LDR | r0,=BPAEDGE | ; PA0, set rising edge |
| :--- | :--- | :--- |
| MOV | r1,\#0x00000000 |  |
| STR | r1,[r0] |  |
|  | r0,=BPDEDGE | $;$ |
| LDR | r1,\#0x00000000 |  |
| MOV | r1,[r0] |  |
| STR | r0,=BPXEDGE | $;$ |
| LDR | r1,\#0x00000000 |  |
| MOV | r1,[r0] |  |

;----------- Wake Up Source Initial Register

| LDR | r0,=BPARINT | ; Clear the status of wakeup request |
| :--- | :--- | :--- |
| MOV | r1,\#0x00000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPDRINT | ; Clear the status of wakeup request |
| MOV | r1,\#0x0000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BRTRINT | ; Clear the status of wakeup request |
| MOV | r1,\#0x0000000 |  |
| STR | r1,[r0] |  |
| LDR | r0,=BPXRINT | ; clear the status of wakeup request |
| MOV | r1,\#0x0000000 |  |
| STR | r1,[r0] |  |

Pre PMCCTL Register set

| LDR | r0,=PMCCTL | ;PMCCTL pre set |
| :--- | :--- | :--- |
| MOV | r1,\#0x00000043 |  |
| STR | r1,[r0] |  |

PMC Write Valid Register

| LDR | r0,=PMCWV1 | ;PMCWV1 |
| :--- | :--- | :--- |
| MOV | r1,\#0x0000007F |  |
| STR | r1,[r0] |  |
| NOP |  |  |
| NOP |  |  |
| NOP |  |  |
| NOP |  |  |
| NOP |  |  |
| NOP |  |  |


| WAIT_PMCWV1 |  |  |  |
| :---: | :---: | :---: | :---: |
|  | LDR | r0, $=$ PMCWV1 |  |
|  | LDR | r0,[r0] |  |
|  | AND | r0,\#0x7F |  |
|  | CMP | r0,\#0x7F |  |
|  | BNE | WAIT_PMCWV1 |  |
|  | NOP |  |  |
|  | NOP |  |  |
|  | LDR | r0, =PMCCTL | ;PMCCTL ;PMC MODE |
|  | MOV | r1,\#0xc3 |  |
|  | STR | r1,[r0] |  |

NOP_LOOP

NOP
NOP NOP
NOP
B NOP_LOOP
HALT
r0,=PMCCTL
r1,[r0]
;PMCCTL ;PMC MODE

### 3.27 USB Host Controller

The USB Host Controller (USBHC) is compliant with the USB Specification Revision 2.0 and the Open HCI Specification Release 1.0a and supports USB transfers at 12 Mbps (full-speed).The USBHC is connected to the Multi layer Bus System via on-chip SRAM.

The USBHC is subject to some restrictions. For details, see section 3.27.8.

### 3.27.1 System Overview

The key features of the USBHC are as follows:
(1) Supports full-speed (12 Mbps) USB devices. But Not supports Low-Speed (1.5Mbps)
(2) Supports control, bulk, interrupt and isochronous transfers.
(3) Contains two 16 -byte FIFO buffers (IN and OUT) in the bus bridge logic for connecting with the CPU, allowing a maximum of 16 -byte burst transfers.
(4) Supports data transfers between the FIFO buffers in the bus bridge logic and the on-chip SRAM.

### 3.27.2 System Configuration

The USBHC consists of the following three blocks:
(1) USBHC core (OHCI)
(2) USB transceiver
(3) CPU bus bridge logic


Figure 3.27.1 USB Host Controller

### 3.27.3 Interrupts

The USBHC generates the following interrupts:

- Scheduling Overrun
- HcDoneHead Write back
- Start of Frame
- Resume Detect
- Unrecoverable Error
- Frame Number Overflow
- Root Hub Status Change
- Ownership Change

When an event that causes an interrupt occurs, the USBHC sets the corresponding bit in the HcInterruptStatus register. At this time, if the MasterInterruptEnable (MIE) bit is enabled and the corresponding bit in the HcInterruptEnable register is enabled, a USB interrupt (INTSUB) is generated.
The USBHC driver software can clear each bit in the HcInterruptStatus register by writing a 1 to it (The driver software cannot set these bits, and the USBHC cannot clear these bits).

### 3.27.4 Reset

The USBHC is initialized by a hardware or software reset.

### 3.27.4.1 Hardware Reset

A hardware reset is generated by the external reset pin or internal reset(WDT reset, OFD reset, PCM release).

- All registers are initialized.
- The USBHC outputs the reset signal on the USB bus ( $\mathrm{HDP}=\mathrm{HDM}=0$ )
- The USB state changes to the USBRESET state.
- List processing and SOF token generation are disabled.
- The FrameNumber field of the HcFmNumber register is not incremented.


### 3.27.4.2 Software Reset

A software reset is generated when the HostControllerReset bit in the HcCommandStatus register is set to 1 .

- All OHCI registers are initialized.

The Host Controller Driver does not modify the InterruptRouting bit and the RemoteWakeupConnected bit in the HcControl register.
The HcBCR0 register is not initialized.

- The USBHC outputs the reset signal on the USB bus (HDP=HDM=0).
- The USB state changes to the USBSUSPEND state.
(The FunctionalState bit in the HcController register is set to 0x03 (USBSUSPEND).)


### 3.27.5 Bus Power Control

The USBHC has a control signal for an external power IC for Vbus. This signal is controlled by the USBPON pin (PC6).

To use PC6 as the USBPON pin, the port C control register (PCFC) must be set appropriately. Then, setting the LPSC bit in the HcRhStatus register to 1 makes the USBPON pin output high level.
The USBOCn pin (PC7) is used to detect overcurrent conditions. When low level is detected on this pin, the USBHC sets the OCI bit in the OHCI HcRhStatus register to 1. (To use PC7 as the USBOCn pin, the port C control register (PCFC) must be set appropriately.)

### 3.27.6 Registers

The USBHC contains a set of control registers compliant with the Open HCI Specification (OHCI) which are mapped into the memory space. The bus bridge logic for connecting with the CPU also includes control registers.
These registers are directly accessible from the CPU via a 32 -bit bus.

Table 3.27.1 Registers Compliant with the USB Open HCI Specification


Note 1: The addresses listed in Table 3.27.1 are those mapped on the CPU registers.
Note 2: The Open HCI Specification Release 1.0a specifies the FrameRemaining (FR) and FrameRemainingToggle (FRT) bits in the HcFmRemaining register and the FrameNumber (FN) bit in the HcFmNumber register as read-only to the Host Control Driver (HCD). However, the USB 1.1 OHCI Host Control Core allows write accesses to these registers by HCD for debug purposes. If HCD writes to these registers, undefined results will be obtained. These bits must not be written by HCD.

1. HcRevision Register


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | Reserved |  |
| $[7: 0]$ | REV | Revision | This read-only field contains the BCD representation of the version of <br> the HCI specification that is implemented by this HC. <br> For example, a value of Ox11 corresponds to version 1.1. All of the HC <br> implementations that are compliant with this specification will have a <br> value of $0 \times 10$. |

## 2. HcControl Register

The HcControl register defines the operating modes for the Host Controller. Most of the fields in this register are modified only by the Host Controller Driver, except HostControllerFunctionalState and RemoteWakeupConnected.

|  | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  |  | RWE | RWC | IR | HCFS |  | BLE | CLE | IE | PLE | CBSR |  |
| Read/Write (HCD) |  |  |  |  |  | R/W |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) |  |  |  |  |  | R | R/W | R | R/W |  | R | R | R | R | R |  |
| Reset state |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 11]$ | - | Reserved | RemoteWakeup <br> Enable |
| $[10]$ | RWE | This bit is used by HCD to enable or disable the remote wakeup <br> feature upon the detection of upstream resume signaling. When this <br> bit is set and the ResumeDetected bit in HcInterruptStatus is set, a <br> remote wakeup is signaled to the host system. Setting this bit has no <br> impact on the generation of hardware interrupt. |  |
| $[9]$ | RWC | RemoteWakeup <br> Connected | This bit indicates whether the HC supports remote wakeup signaling. If <br> remote wakeup is supported and used by the system, it is the <br> responsibility of system firmware to set this bit during (Power on Self <br> Test) POST. The HC clears the bit upon a hardware reset but does not <br> alter it upon a software reset. |
| $[8]$ | IR | Interrupt <br> Routing | This bit determines the routing of interrupts generated by events <br> registered in HcInterruptStatus. If cleared, all interrupts are routed to <br> the normal host bus interrupt mechanism. If set, interrupts are routed <br> to the System Management Interrupt. HCD clears this bit upon a <br> hardware reset, but it does not alter this bit upon a software reset. <br> HCD uses this bit as a tag to indicate the ownership of the HC. |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [7:6] | HCFS | HostController <br> FunctionalState <br> ForUSB | 00:USBRESET <br> 01:USBRESUME <br> 10:USBOPERATIONAL <br> 11:USBSUSPEND <br> A transition to UsbOperational from another state causes SOF generation to begin 1 ms later. HCD may determine whether the HC has begun sending SOFs by reading the StartofFrame field of the HcInterrupt register. <br> This field may be changed by the HC only when in the UsbSuspend state. <br> The HC may move from the UsbSuspend state to the UsbResume state after detecting the resume signaling from a downstream port. <br> The HC enters UsbSuspend after a software reset, whereas it enters UsbReset after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports. |
| [5] | BLE | BulkListEnable | This bit is set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, processing of the Bulk list does not occur after the next SOF. <br> The HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcBulkCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcBulkCurrentED before re-enabling processing of the list. |
| [4] | CLE | ControlList Enable | This bit is set to enable the processing of the Control list in the next Frame. If cleared by HCD, processing of the Control list does not occur after the next SOF. The HC must check this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcControlCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcControlCurrentED before re-enabling processing of the list. |
| [3] | IE | Isochronous Enable | This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, the HC checks the status of this bit when it finds an Isochronous ED ( $F=1$ ). If set (enabled), the HC continues processing the EDs. If cleared (disabled), the HC halts processing the periodic list (which now contains only isochronous EDs) and begins processing the Bulk and Control lists. The setting of this bit is also valid in the next Frame. <br> * This product has some restrictions on isochronous transfers. |
| [2] | PLE | PeriodicList Enable | This bit is set to enable the processing of the periodic list in the next Frame. If cleared by HCD, processing of the periodic list does not occur after the next SOF. The HC must check this bit before it starts processing the list. |
| [1:0] | CBSR | ControlBulk ServiceRatio | This bit specifies the service ratio between Control and Bulk EDs. Before processing any of the nonperiodic lists, the HC must compare the ratio specified with its internal count on how many nonempty Control EDs have been processed, in determining whether to continue serving another Control ED or switch to Bulk EDs. The internal count will be retained when crossing the frame boundary. <br> In case of a reset, HCD is responsible for restoring this value. <br> CBSR No. of Control EDs over Bulk EDs served |

## 3. HcCommandStatus Register

The HcCommandStatus register is used by the Host Controller to receive commands issued by the Host Controller Driver, as well as reflecting the current status of the Host Controller. To the Host Controller Driver, it appears to be a "write to set" register. The Host Controller must ensure that bits written as 1 become set in the register while bits written as 0 remain unchanged in the register. The Host Controller Driver may issue multiple distinct commands to the Host Controller without concern for corrupting previously issued commands. The Host Controller Driver has normal read access to all bits.

The SchedulingOverrunCount field indicates the number of frames with which the Host Controller has detected the scheduling overrun error. This occurs when the Periodic list does not complete before EOF. When a scheduling overrun error is detected, the Host Controller increments the counter and sets the SchedulingOverrun field in the HcInterruptStatus register.

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  | SOC |  |
| Read/Write (HCD) |  |  |  |  |  |  |  |  |  |  |  |  |  |  | R |  |
| Read/Write (HC) |  |  |  |  |  |  |  |  |  |  |  |  |  |  | R/W |  |
| Reset state |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
| $\mathrm{S}^{\text {S }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  |  | OCR | BLF | CLF | HCR |
| Read/Write (HCD) |  |  |  |  |  |  |  |  |  |  |  |  | R/W |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & (\mathrm{HC}) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | R/W |  |  |  |
| Reset state |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 18]$ | - | Reserved |  |
| $[17: 16]$ | SOC | Scheduling <br> OverrunCount | These bits are incremented at each scheduling overrun error. It is <br> initialized to 00b and wraps around at 11b. This will be incremented <br> when a scheduling overrun is detected even if SchedulingOverrun in <br> HcInterruptStatus has already been set. This is used by HCD to <br> monitor any persistent scheduling problems. |
| $[15: 4]$ |  | Reserved |  |
| $[3]$ | OCR | Ownership <br> ChangeRequest | This bit is set by the OS HCD to request a change of HC control. When <br> set, the HC will set the OwnershipChange field in HcInterruptStatus. <br> After the changeover, this bit is cleared and remains so until the next <br> request is made from the OS HCD. |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [2] | BLF | BulkListFilled | This bit is used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list. <br> When the HC begins to process the head of the Bulk list, it checks BF. As long as BulkListFilled is 0 , the HC will not start processing the Bulk list. If BulkListFilled is 1 , the HC will start processing the Bulk list and will set BF to 0 . If the HC finds a TD on the list, then the HC will set BulkListFilled to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set BulkListFilled, then BulkListFilled will still be 0 when the HC completes processing the Bulk list and Bulk list processing will stop. |
| [1] | CLF | ControlListFilled | This bit is used to indicate whether there are any TDs on the Control list. This is set by HCD whenever it adds a TD to an ED in the Control list. <br> When the HC begins to process the head of the Control list, it checks CLF. As long as ControlListFilled is 0 , the HC will not start processing the Control list. If CF is 1 , the HC will start processing the Control list and will set ControlListFilled to 0 . If the HC finds a TD on the list, then the HC will set ControlListFilled to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if HCD does not set ControlListFilled, then ControlListFilled will still be 0 when the HC completes processing the Control list and Control list processing will stop. |
| [0] | HCR | HostController Reset | This bit is set by HCD to initiate a software reset of the HC. Regardless of the functional state of the HC, it moves to the UsbSuspend state in which most of the operational registers are reset except those stated otherwise; e.g., the InterruptRouting field of HcControl, and no host bus accesses are allowed. This bit is cleared by the HC upon completion of the reset operation. The reset operation must be completed within $10 \mu \mathrm{~s}$. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports. |

## 4. HcInterruptStatus Register

This register provides status on various events that cause hardware interrupts. When an event occurs, the Host Controller sets the corresponding bit in this register. When a bit is set, a hardware interrupt is generated if the interrupt is enabled in the HcInterruptEnable register and the MasterInterruptEnable bit is set. The Host Controller Driver may clear specific bits in this register by writing 1 to bit positions to be cleared. The Host Controller Driver may not set any of these bits. The Host Controller will never clear the bit.

| Address $=\left(0 x F 450 \_0000\right)+(0 x 000 \mathrm{C})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{2}$ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | Rese | OC | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ \text { (HCD) } \end{array}$ |  | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) |  | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\checkmark$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  | RHSC | FNO | UE | RD | SF | WDH | So |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HCD) } \end{aligned}$ |  |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ (\mathrm{HC}) \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |
| Reset state |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31]$ | - | Reserved |  |
| $[30]$ | OC | Ownership <br> Change | This bit is set by the HC when HCD sets the <br> OwnershipChangeRequest field in HcCommandStatus. This event, <br> when unmasked, will always generate an System Management <br> Interrupt (SMI) immediately. This bit is tied to Ob when the SMI pin is <br> not implemented. |
| $[29: 7]$ |  | Reserved | RootHubStatus <br> Change |
| $[6]$ | RHSC | This bit is set when the content of HcRhStatus or the content of any of <br> HcRhPortStatus[NumberofDownstreamPort] is changed. |  |
| $[5]$ | FNO | FrameNumber <br> Overflow | This bit is set when the MSb of HcFmNumber (bit 15) changes value <br> from 0 to 1 or from 1 to 0, and after HccaFrameNumber is updated. |
| $[4]$ | UE | Unrecoverable <br> Error | This bit is set when the HC detects a system error not related to USB. <br> The HC should not proceed with any processing nor signaling before <br> the system error is corrected. HCD clears this bit after the HC is reset. |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[3]$ | RD | ResumeDetected | This bit is set when the HC detects that a device on USB is asserting <br> resume signaling. This is the transition from no resume signaling to <br> resume signaling causing this bit to be set. This bit is not set when <br> HCD sets the UsbResume state. |
| $[2]$ | SF | StartofFrame | This bit is set by the HC at each start of a frame and after the update of <br> HccaFrameNumber. The HC also generates a SOF token at the same <br> time. |
| $[1]$ | WDH | WritebackDone <br> Head | This bit is set immediately after the HC writes HcDoneHead to <br> HccaDoneHead. Further updates of the HccaDoneHead will not occur <br> until this bit is cleared. HCD should only clear this bit after it saves the <br> content of HccaDoneHead. |
| $[0]$ | SO | Scheduling <br> Overrun | This bit is set when the USB schedule for the current Frame overruns <br> and after the update of HccaFrameNumber. A scheduling overrun will <br> also cause the SchedulingOverrunCount of HcCommandStatus to be <br> incremented. |

## 5. HcInterruptEnable Register

Each enable bit in the HcInterruptEnable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptEnable register is used to control which events generate a hardware interrupt. When a bit is set in the HcInterruptStatus register and the corresponding bit in the HcInterruptEnable register is set and the MasterInterruptEnable bit is set, then a hardware interrupt is requested on the host bus.

Writing a 1 to a bit in this register sets the corresponding bit, whereas writing a 0 to a bit in this register leaves the corresponding bit unchanged. On read, the current value of this register is returned.


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31]$ | MIE | MasterInterrupt <br> Enable | A 'o' written to this field is ignored by the HC. A '1' written to this field <br> disables interrupt generation due to events specified in the other bits of <br> this register. This is used by HCD as a Master Interrupt Enable. |
| $[30]$ | OC | Ownership <br> Change | 0: Ignored <br> 1: Disables interrupt generation due to Ownership Change. |
| $[29: 7]$ |  | Reserved |  |
| $[6]$ | RHSC | RootHubStatus <br> Change | 0: Ignored <br> 1: Enables interrupt generation due to Root Hub Status Change. |
| $[5]$ | FNO | FrameNumber <br> Overflow | 0: Ignored <br> 1: Enables interrupt generation due to Frame Number Overflow. |
| $[4]$ | UE | Unrecoverable <br> Error | 0: Ignored <br> 1: Enables interrupt generation due to Unrecoverable Error. |
| $[3]$ | RD | ResumeDetected | 0: Ignored <br> 1: Enables interrupt generation due to Resume Detect. |
| $[2]$ | SF | StartofFrame | 0: Ignored <br> 1: Enables interrupt generation due to Start of Frame. |
| $[1]$ | WDH | WritebackDone <br> Head | 0: Ignored <br> 1: Enables interrupt generation due to HcDoneHead Writeback. |
| SO | Scheduling <br> Overrun | 0: Ignored <br> 1: Enables interrupt generation due to Scheduling Overrun. |  |

## 6. HcInterruptDisable Register

Each disable bit in the HcInterruptDisable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptDisable register is coupled with the HcInterruptEnable register. Thus, writing a 1 to a bit in this register clears the corresponding bit in the HcInterruptEnable register, whereas writing a 0 to a bit in this register leaves the corresponding bit in the HcInterruptEnable register unchanged. On read, the current value of the HcInterruptEnable register is returned.


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31]$ | MIE | MasterInterrupt <br> Enable | A 'O' written to this field is ignored by the HC. A '1' written to this field <br> disables interrupt generation due to events specified in the other bits of <br> this register. This field is set after a hardware or software reset. |
| $[30]$ | OC | Ownership <br> Change | 0: Ignored <br> 1: Disables interrupt generation due to Ownership Change. |
| $[29: 7]$ |  | Reserved |  |
| $[6]$ | RHSC | RootHubStatus <br> Change | 0: Ignored <br> 1: Disables interrupt generation due to Root Hub Status Change. |
| $[5]$ | FNO | FrameNumber <br> Overflow | 0: Ignored <br> 1: Disables interrupt generation due to Frame Number Overflow. |
| $[4]$ | UE | Unrecoverable <br> Error | 0: Ignored <br> 1: Disables interrupt generation due to Unrecoverable Error. |
| $[3]$ | RD | ResumeDetected | 0: Ignored <br> 1: Disables interrupt generation due to Resume Detect. |
| $[2]$ | SF | StartofFrame | 0: Ignored <br> 1: Disables interrupt generation due to Start of Frame. |
| $[1]$ | WDH | WritebackDone <br> Head | 0: Ignored <br> 1: Disables interrupt generation due to HcDoneHead Writeback. |
| $[0]$ | SO | Scheduling <br> Overrun | 0: Ignored <br> 1: Disables interrupt generation due to Scheduling Overrun. |

## 7. HcHCCA Register

The HcHCCA register contains the physical address of the Host Controller Communication Area. The Host Controller Driver determines the alignment restrictions by writing all ones to HcHCCA and reading the content of HcHCCA. The alignment is evaluated by examining the number of zeros in the lower order bits. The minimum alignment is 256 bytes. Therefore, bits 0 through 7 always return 0 when read. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | HCCA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/w |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | HCCA |  |  |  |  |  |  |  | Reserved |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 8]$ | HCCA | HostController <br> Communication <br> Area | This is the base address of the Host Controller Communication Area. |
| $[7: 0]$ | - | Reserved |  |

## 8. HcPeriodCurrentED Register

The HcPeriodCurrentED register contains the physical address of the current Isochronous or Interrupt Endpoint Descriptor.

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | PCED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{S}^{-}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | PCED |  |  |  |  |  |  |  |  |  |  |  | Reserved |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HCD) } \end{aligned}$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ (\mathrm{HC}) \end{array}$ | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 4]$ | PCED | PeriodCurrent <br> ED | This is used by the HC to point to the head of one of the Periodic lists <br> which will be processed in the current Frame. The content of this <br> register is updated by the HC after a periodic ED is processed. HCD <br> may read the content in determining which ED is currently being <br> processed at the time of reading. |
| $[3: 0]$ | - | Reserved |  |

## 9. HcControlHeadED Register

The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list.

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | CHED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{S}_{\mathrm{C}}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | CHED |  |  |  |  |  |  |  |  |  |  |  | Reserved |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & (\mathrm{HC}) \\ & \hline \end{aligned}$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 4]$ | CHED | ControlHeadED | The HC traverses the Control list starting with the HcControlHeadED <br> pointer. The content is loaded from HCCA during the initialization of <br> the HC. |
| $[3: 0]$ | - | Reserved |  |

## 10. HcControlCurrentED Register

The HcControlCurrentED register contains the physical address of the current Endpoint Descriptor of the Control list.

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | CCED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{S}_{\mathrm{S}}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | CCED |  |  |  |  |  |  |  |  |  |  |  | Reserved |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ (\mathrm{HC}) \end{array}$ | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 4]$ | CCED | ControlCurrentED | This pointer is advanced to the next ED after serving the present one. <br> The HC continues processing the list from where it left off in the last <br> Frame. When it reaches the end of the Control list, the HC checks the <br> ControlListFilled field of HcCommandStatus. If set, the HC copies the <br> content of HcControlHeadED to HcControlCurrentED and clears the <br> bit. If it is not set, the HC does nothing. HCD is allowed to modify this <br> register only when the ControlListEnable field of HcControl is cleared. <br> When set, HCD only reads the instantaneous value of this register. <br> Initially, this is set to zero to indicate the end of the Control list. |
| $[3: 0]$ | - | Reserved |  |

## 11. HcBulkHeadED Register

The HcBulkHeadED register contains the physical address of the first Endpoint Descriptor of the Bulk list.

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | BHED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{S}^{\text {R }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | BHED |  |  |  |  |  |  |  |  |  |  |  | Reserved |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & (\mathrm{HC}) \end{aligned}$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 4]$ | BHED | BulkHeadED | The HC traverses the Bulk list starting with the HcBulkHeadED <br> pointer. The content is loaded from HCCA during the initialization of <br> the HC. |
| $[3: 0]$ | - | Reserved |  |

## 12. HcBulkCurrentED Register

The HcBulkCurrentED register contains the physical address of the current endpoint of the Bulk list. As the Bulk list will be served in a round-robin fashion, the endpoints will be ordered according to their order of insertion to the list.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | BCED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write <br> (HC) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ${ }^{\text {res }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | BCED |  |  |  |  |  |  |  |  |  |  |  | Reserved |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 4]$ | BCED | BulkCurrentED | This is advanced to the next ED after the HC has served the present <br> one. The HC continues processing the list from where it left off in the <br> last Frame. When it reaches the end of the Bulk list, the HC checks the <br> BulkListFilled field of HcCommandStatus. If set, the HC copies the <br> content of HcBulkHeadED to HcBulkCurrentED and clears the bit. If it <br> is not set, the HC does nothing. HCD is only allowed to modify this <br> register when the BulkListEnable field of HcControl is cleared. When <br> set, HCD only reads the instantaneous value of this register. This is <br> initially set to zero to indicate the end of the Bulk list. |
| $[3: 0]$ | - | Reserved |  |

## 13. HcDoneHead Register

The HcDoneHead register contains the physical address of the last completed Transfer Descriptor that has been added to the Done queue. In normal operation, the Host Controller Driver should not need to read this register as its content is periodically written to the HCCA.

| Address $=\left(0 \times F 450 \_0000\right)+(0 \times 0030)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | DH |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HCD) } \end{aligned}$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HC) } \end{aligned}$ | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{S}^{\text {cen }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | DH |  |  |  |  |  |  |  |  |  |  |  | Reserved |  |  |  |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ \text { (HCD) } \end{array}$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \begin{array}{l} \text { Read/Write } \\ \text { (HC) } \end{array} \\ & \hline \end{aligned}$ | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 4]$ | DH | DoneHead | When a TD is completed, the HC writes the content of HcDoneHead to <br> the NextTD field of the TD. The HC then overwrites the content of <br> HcDoneHead with the address of this TD. This is set to zero whenever <br> the HC writes the content of this register to HCCA. It also sets the <br> WritebackDoneHead field of HcInterruptStatus. |
| $[3: 0]$ | - | Reserved |  |

## 14. HcFmInterval Register

The HcFmInterval register contains a 14 -bit value which indicates the bit time interval in a Frame, (i.e., between two consecutive SOFs), and a 15 -bit value indicating the Full Speed maximum packet size that the Host Controller may transmit or receive without causing scheduling overrun. The Host Controller Driver may carry out minor adjustment on the FrameInterval by writing a new value over the present one at each SOF. This provides the programmability required for the Host Controller to synchronize with an external clocking resource and to adjust any unfixed local clock offset.

| S | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | FIT | FSMPS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) | R | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | TBD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Rese | ved | FI |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) |  |  | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HC) } \\ & \hline \end{aligned}$ |  |  | R |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31]$ | FIT | FrameInterval <br> Toggle | HCD toggles this bit each time it loads a new value to Framelnterval. |
| $[30: 16]$ | FSMPS | FSLargestData <br> Packet | This field specifies a value which is loaded into the Largest Data <br> Packet Counter at the beginning of each frame. The counter value <br> represents the largest amount of data in bits which can be sent or <br> received by the HC in a single transaction at any given time without <br> causing a scheduling overrun. The field value is calculated by HCD. |
| $[15: 14]$ | - | Reserved | FrameInterval |
| $[13: 0]$ | FI | This field specifies the interval between two consecutive SOFs in bit <br> times. The nominal value is set to be 11,999. HCD should store the <br> current value of this field before resetting the HC. By setting the <br> HostControllerReset field of HcCommandStatus the HC resets this <br> field to its nominal value. HCD may choose to restore the stored value <br> upon the completion of the Reset sequence. |  |

## 15. HcFmRemaining Register

The HcFmRemaining register is a 14-bit down counter showing the bit time remaining in the current Frame.

| S | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | FRT | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{S}_{\mathrm{C}}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Res | ved | FR |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) |  |  | R |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) |  |  | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31]$ | FRT | FrameRemaining <br> Toggle | This bit is loaded from the FrameIntervalToggle field of HcFmInterval <br> whenever FrameRemaining reaches 0. This bit is used by HCD for the <br> synchronization between FmInterval and FmRemaining. |
| $[30: 14]$ | - | Reserved | FrameRemaining |
| $[13: 0]$ | FR | This counter is decremented at each bit time. When it reaches zero, it <br> is reset by loading the FrameInterval value specified in HcFmInterval <br> at the next bit time boundary. When entering the UsbOperational state, <br> the HC re-loads the content with the Framelnterval of HcFmInterval <br> and uses the updated value from the next SOF. |  |

## 16. HcFmNumber Register

The HcFmNumber register is a 16 -bit counter. It provides a timing reference among events happening in the Host Controller and the Host Controller Driver. The Host Controller Driver can use the 16 -bit value specified in this register and generate a 32 -bit frame number without requiring frequent access to the register.


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 16]$ | - | Reserved |  |
| $[15: 0]$ | FN | FrameNumber | This is incremented when HCFmRemaining is re-loaded. It will be <br> rolled over to Ox0000 after OxFFF. When entering the <br> UsbOperational state, this will be incremented automatically. The <br> content will be written to HCCA after the HC increments the <br> FrameNumber at each frame boundary and sends a SOF but before <br> the HC reads the first ED in that Frame. After writing to HCCA, the HC <br> will set StartofFrame in HCInterruptStatus. |

## 17. HcPeriodicStart Register

The HcPeriodicStart register has a 14 -bit programmable value which determines the earliest time the HC should start processing the periodic list.

| Address $=\left(0 x F 450 \_0000\right)+(0 x 0040)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HCD) } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ (\mathrm{HC}) \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  | PS |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HCD) } \end{aligned}$ |  |  | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HC) } \end{aligned}$ |  |  | R |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 14]$ | - | Reserved |  |
| $[13: 0]$ | PS | PeriodicStart | After a hardware reset, this field is cleared. This is then set by HCD <br> during HC initialization. The value is calculated roughly as 10\% off <br> from HcFmInterval. A typical value will be 0x3E67. When <br> HcFmRemaining reaches the value specified, processing of the <br> periodic lists will have priority over Control/Bulk processing. The HC <br> will therefore start processing the Interrupt list after completing the <br> current Control or Bulk transaction that is in progress. |

## 18. HcLSThreshold Register

The HcLSThreshold register contains an 11-bit value used by the Host Controller to determine whether to commit to the transfer of a maximum of 8-byte LS packet before EOF. Neither the Host Controller nor the Host Controller Driver are allowed to change this value.

| Address $=$ (0xF450_0000) $+(0 \times 0044)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HCD) } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{S}^{\text {Res }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  | LST |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \begin{array}{l} \text { Read/Write } \\ \text { (HCD) } \end{array} \\ \hline \end{array}$ |  |  |  |  | R/W |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & (\mathrm{HC}) \end{aligned}$ |  |  |  |  | R |  |  |  |  |  |  |  |  |  |  |  |
| Reset state |  |  |  |  | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :--- | :--- | :--- | :--- |
| $[31: 12]$ | - | Reserved |  |
| $[11: 0]$ | LST | LSThreshold | This field contains a value which is compared to the FrameRemaining <br> field prior to initiating a low-speed transaction. The transaction is <br> started only if FrameRemaining is larger than this field. The value is <br> calculated by HCD with the consideration of transmission and setup <br> overhead. |

## 19. HcRhDescriptorA Register

The HcRhDescriptorA register is one of the two registers describing the characteristics of the Root Hub. Reset values are implementation-specific. The descriptor length (11), descriptor type (TBD), and hub controller current (0) fields of the hub Class Descriptor are emulated by HCD. All other fields are located in the HcRhDescriptorA and HcRhDescriptorB registers.

Address $=\left(0 x F 450 \_0000\right)+(0 \times 0048)$

|  | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | POTPGT |  |  |  |  |  |  |  | Reserved |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HC) | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
| $\mathrm{S}^{\text {S }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  | NOCP | OCPM | DT | NPS | PSM | NDP |  |  |  |  |  |  |  |
| Read/Write (HCD) |  |  |  | R/W | R/W | R | R/W | R/W | R |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ |  |  |  | R | R | R | R | R | R |  |  |  |  |  |  |  |
| Reset state |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [31:24] | POTPGT | PowerOnTo <br> PowerGoodTime | This byte specifies the duration HCD has to wait before it accesses a powered-on port of the Root Hub. It is implementation-specific. The unit of time is 2 ms . The duration is calculated as POTPGT $\times 2 \mathrm{~ms}$ |
| [23:13] |  | Reserved |  |
| [12] | NOCP | NoOverCurrent Protection | This bit describes how the overcurrent status for the Root Hub ports is reported. When this bit is cleared, the OverCurrentProtectionMode field specifies global or per-port reporting. <br> 0 : Overcurrent status is reported collectively for all downstream ports <br> 1: Overcurrent protection not supported |
| [11] | OCPM | OverCurrent ProtectionMode | This bit describes how the overcurrent status for the Root Hub ports is reported. At reset, this fields should reflect the same mode as that of PowerSwitchingMode. This field is valid only if the NoOverCurrentProtection field is cleared. <br> 0 : Overcurrent status is reported collectively for all downstream ports <br> 1: Overcurrent status is reported on a per-port basis |
| [10] | DT | DeviceType | This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write $=0$. |
| [9] | NPS | NoPower Switching | These bits are used to specify whether power switching is supported or whether ports are always powered. It is implementation-specific. When this bit is cleared, the PowerSwitchingMode specifies global or per-port switching. <br> 0: Ports are power switched <br> 1: Ports are always powered on when the HC is powered on |
| [8] | PSM | PowerSwitching Mode | This bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the NoPowerSwitching field is cleared. <br> 0 : All ports are powered at the same time. <br> 1: Each port is powered individually. This mode allows port power to be controlled by either the global switching or per-port switching. If the PortPowerControlMask bit is set, the port responds only to port power commands (Set/ClearPortPower). If the port mask is cleared, then the port is controlled only by the global power switch (Set/ClearGlobalPower). |
| [7:0] | NDP | Number <br> DownstreamPorts | These bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. This module has one port, so $0 \times 01$ is read. |

## 20. HcRhDescriptorB Register

The HcRhDescriptorB register is one of the two resisters for describing the characteristics of the Root Hub. These fields are written during initialization to correspond with the system operation. Reset values are implementation-specific.

| Address $=$ (0xF450_0000) + (0x004C) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | PPCM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write $(\mathrm{HC})$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{S}^{\text {cos }}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | DR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write (HCD) | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Read/Write } \\ & \text { (HC) } \end{aligned}$ | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :---: | :--- | :--- | :--- |
| $[31: 16]$ | PPCM | PortPower <br> ControlMask | Each bit indicates if a port is affected by a global power control <br> command when PowerSwitchingMode of HcRRDescriptorA is set. <br> When set, the port's power state is only affected by per-port power <br> control (Set/ClearPortPower). When cleared, the port is controlled by <br> the global power switch (Set/ClearGlobalPower). If the device is <br> configured to global switching mode (PowerSwitchingMode=0), this <br> field is not valid. |
| [15:0] | DR | Devict: Reserved <br> bit1: Ganged-power mask on Port\#1 |  |
| Removable | Each bit indicates a port of the Root Hub. <br> When cleared, the attached device is removable. <br> When set, the attached device is not removable. |  |  |
| bit0: Reserved |  |  |  |
| bit1: Device attached to Port\#1 |  |  |  |

## 21. HcRhStatus Register

The HcRhStatus register is divided into two fields. The lower word of a Dword represents the Hub Status field and the upper word represents the Hub Status Change field. Reserved bits should always be 0 .


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [31] | CRWE | ClearRemote WakeupEnable | Writing a 1 clears DeviceRemoteWakeupEnable. Writing a 0 has no effect. |
| [30:18] | - | Reserved |  |
| [17] | OCIC | OverCurrent Indicator Change | This bit is set by hardware when a change occurs in the OCI field of this register. HCD clears this bit by writing a 1 . Writing a 0 has no effect. |
| [16] | LPSC | LocalPower StatusChange | (read)LocalPowerStatusChange <br> The Root Hub does not support the local power status feature, and therefore this bit is always read as 0 . <br> (write)SetGlobalPower <br> In global power mode (PowerSwitchingMode = 0), this bit is set to 1 to turn on power to all ports (clear PortPowerStatus). In per-port power mode, it sets PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a 0 has no effect. |
| [15] | DRWE | DeviceRemote WakeupEnable | (read)DeviceRemoteWakeupEnable <br> This bit enables a ConnectStatusChange bit as a resume event, causing a UsbSuspend to UsbResume state transition and setting the ResumeDetected interrupt. <br> 0 : ConnectStatusChange is not a remote wakeup event. <br> 1: ConnectStatusChange is a remote wakeup event. <br> (write) <br> Writing a 1 sets DeviceRemoteWakeupEnable. Writing a 0 has no effect. |
| [14:2] |  | Reserved |  |
| [1] | OCl | OverCurrent Indicator | This bit reports current conditions when the global reporting is implemented. When set, an overcurrent condition exists. When cleared, all power operations are normal. If per-port overcurrent protection is to be implemented, this bit should always be set to 0 . |
| [0] | LPS | LocalPower Status | (read)LocalPowerStatus <br> The Root Hub does not support the local power status feature, and therefore this bit is always read as 0 . <br> (write)ClearGlobalPower <br> In global power mode (PowerSwitchingMode $=0$ ), this bit is set to 1 to turn off power to all ports (clear PortPowerStatus). In per-port power mode, this bit clears PortPowerStatus of ports whose <br> PortPowerControlMask bit is not set. <br> Writing a 0 has no effect. |

## 22. HcRhPortStatus Register

The HcRhPortStatus register is used to control and report port events on a per-port basis. NumberDownstreamPorts of the HcRhDescriptorA register represents the number of HcRhPortStatus registers that are implemented in hardware. The lower word is used to reflect the port status, whereas the upper word reflects the status change bits. Some status bits are implemented with special write behavior (see below). If a transaction (token through handshake) is in progress when a write to change port status occurs, the resulting port status change must be postponed until the transaction completes. Reserved bits should always be written 0 .

| - | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  | PRSC | ocı | Pssc | PESC | CSC |
| Read/Write (HCD) |  |  |  |  |  |  |  |  |  |  |  | R/W | R/W | R/W | R/W | R/W |
| $\begin{array}{\|l} \hline \text { Read/Write } \\ (\mathrm{HC}) \end{array}$ |  |  |  |  |  |  |  |  |  |  |  | R/W | R/W | R/W | R/W | R/W |
| Reset state |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 |
| - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  |  |  | LSDA | PPS | Reserved |  |  | PRS | PoCl | PSS | PES | CCS |
| Read/Write (HCD) |  |  |  |  |  |  | R/W | R/W |  |  |  | R/W | R/W | R/W | R/W | R/W |
| Read/Write $(\mathrm{HC})$ |  |  |  |  |  |  | R/W | R/W |  |  |  | R/W | R/W | R/W | R/W | R/W |
| Reset state |  |  |  |  |  |  | X | 0 |  |  |  | 0 | 0 | 0 | 0 | 0 |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [31:21] | - | Reserved |  |
| [20] | PRSC | PortResetStatus Change | This bit is set at the end of the $10-\mathrm{ms}$ port reset signal. HCD writes a 1 to clear this bit. Writing a 0 has no effect. <br> 0 : Port reset is not complete <br> 1: Port reset is complete |
| [19] | OCIC | PortOverCurrent IndicatorChange | This bit is valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the PortOverCurrentIndicator bit. HCD writes a 1 to clear this bit. Writing a 0 has no effect. <br> 0: No change in PortOverCurrentIndicator <br> 1: PortOverCurrentIndicator is changed |
| [18] | PSSC | PortSuspend StatusChange | This bit is set when the full resume sequence is completed. This sequence includes the 20-s resume pulse, LS EOP, and 3-ms resynchronization delay. HCD writes a 1 to clear this bit. Writing a 0 has no effect. This bit is also cleared when ResetStatusChange is set. <br> 0 : Resume is not completed <br> 1: Resume is completed |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [17] | PESC | PortEnable StatusChange | This bit is set when hardware events cause the PortEnableStatus bit to be cleared. Changes from HCD writes do not set this bit. HCD writes a 1 to clear this bit. Writing a 0 has no effect. <br> 0 : No change in PortEnableStatus <br> 1: PortEnableStatus is changed |
| [16] | CSC | ConnectStatus Change | This bit is set whenever a connect or disconnect event occurs. HCD writes a 1 to clear this bit. Writing a 0 has no effect. If CurrentConnectStatus is cleared when a SetPortReset, SetPortEnable, or SetPortSuspend write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected. <br> 0 : No change in CurrentConnectStatus <br> 1: CurrentConnectStatus is changed <br> Note: <br> If the DeviceRemovable[NDP] bit is set, this bit is set only after a Root Hub reset to inform the system that the device is attached. |
| [15:10] | - | Reserved |  |
| [9] | LSDA | LowSpeed DeviceAttached | (read)LowSpeedDeviceAttached <br> This bit indicates the speed of the device attached to this port. When set, a low-speed device is attached to this port. When cleared, a full-speed device is attached to this port. This field is valid only when the CurrentConnectStatus is set. <br> 0 : A full-speed device is attached <br> 1: A low-speed device is attached (write)ClearPortPower <br> HCD clears the PortPowerStatus bit by writing a 1 to this bit. Writing a 0 has no effect. |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [8] | PPS | PortPower Status | (read)PortPowerStatus <br> This bit reflects the port's power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing SetPortPower or SetGlobalPower. HCD clears this bit by writing ClearPortPower or ClearGlobalPower. Which power control switches are to be enabled is determined by PowerSwitchingMode and PortPowerControlMask[NDP]. In global switching mode (PowerSwitchingMode = 0), only Set/ClearGlobalPower controls this bit. In per-port power switching (PowerSwitchingMode = 1), if the PortPowerControlMask[NDP] bit for the port is set, only Set/ClearPortPower commands are enabled. If the mask is not set, only Set/ClearGlobalPower commands are enabled. When port power is disabled, CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and PortResetStatus should be reset. <br> 0: Port power off <br> 1: Port power on <br> (write)SetPortPower <br> HCD writes a 1 to set the PortPowerStatus bit. Writing a 0 has no effect. <br> Note: <br> This bit always reads 1 if power switching is not supported. |
| [7:5] | - | Reserved |  |
| [4] | PRS | PortReset <br> Status | (read)PortResetStatus <br> When this bit is reset by a write to SetPortReset, port reset signaling is asserted. After reset is complete, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared. <br> 0 : Port reset signal is not active <br> 1: Port reset signal is active <br> (write)SetPortReset <br> HCD sets the port reset signaling by writing a 1 to this bit. Writing a 0 has no effect. If CurrentConnectStatus is cleared, this write does not set PortResetStatus, but instead sets CurrentConnectStatusChange. This informs the driver that it attempted to reset a disconnected port. |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [3] | POCI | PortOverCurrent Indicator | (read)PortOverCurrentIndicator <br> This bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If the per-port overcurrent reporting is not supported, this bit is cleared to 0 . If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal. <br> 0 : No overcurrent condition <br> 1: An overcurrent condition detected (write)ClearSuspendStatus <br> HCD writes a 1 to initiate a resume. Writing a 0 has no effect. A resume is initiated only if PortSuspendStatus is set. |
| [2] | PSS | PortSuspend Status | (read)PortSuspendStatus <br> This bit indicates that the port is suspended or in the resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit is cleared when CurrentConnectStatus is set. This bit is also cleared when PortResetStatusChange is set at the end of the port reset or when the HC is placed in the UsbResume state. <br> 0 : Port is not suspended <br> 1: Port is suspended <br> (write)SetPortSuspend <br> HCD sets the PortSuspendStatus bit by writing a 1 to this bit. Writing a 0 has no effect. If CurrentConnectStatus is cleared, this write does not set PortSuspendStatus; instead it sets ConnectStatusChange. This informs the driver that it attempted to suspend a disconnected port. |


| Bit | Mnemonic | Field name | Function |
| :---: | :---: | :---: | :---: |
| [1] | PES | PortEnable <br> Status | (read)PortEnableStatus <br> This bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes PortEnabledStatusChange to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable. This bit cannot be set when CurrentConnectStatus is cleared. This bit is also set, at the completion of a port reset when ResetStatusChange is set or when port is suspend when SuspendStatusChange is set. <br> 0 : Port is disabled <br> 1: Port is enabled <br> (write)SetPortEnable <br> HCD sets PortEnableStatus by writing a 1. Writing a 0 has no effect. If <br> CurrentConnectStatus is cleared, this write does not set <br> PortEnableStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to enable a disconnected port. |
| [0] | ccs | CurrentConnect Status | (read)CurrentConnectStatus <br> This bit reflects the current state of the downstream port. <br> 0 : No device is connected <br> 1: A device is connected <br> (write)ClearPortEnable <br> HCD writes a 1 to this bit to clear the PortEnableStatus bit. Writing a 0 has no effect. The CurrentConnectStatus is not affected by any write. <br> Note: <br> This bit always reads 1 when the attached device is nonremovable (DeviceRemoveable[NDP]). |

## 23. HcBCRO Register

The HcBCR0 register controls clock supply from the USB bridge logic to the USB host core and the SUSPEND state of the USB transceiver. To enter Power Cut Mode with the USB transceiver in the SUSPEND state, write a 1 to the TRANS_SUSP bit.

| Address $=$ (0xF450_0000) + (0x0080) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{2}$ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| bit Symbol | Res erve d | TRNS SUSP | $\begin{gathered} \mathrm{OVC} \\ \mathrm{E} \end{gathered}$ | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Write | R | R/W | R/W | R |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset state | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |
| - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| bit Symbol | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  | Res erve d | Res erve d |
| Read/Write | R |  |  |  |  |  |  |  |  |  |  |  |  |  | R/W | R/W |
| Reset state | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |


| $\mathrm{Bit}^{7} \cdot$ | Mnemonic | Field name |  |
| :--- | :--- | :--- | :--- |
| $[31]$ | - | Reserved | Function |
| $[30]$ | TRNS_SUSP | Transceiver <br> Suspend | This bit controls the SUSPEND state of the USB transceiver. <br> To enter STOP mode or power cut mode with the USB transceiver in <br> the SUSPEND state, set this bit to 1. <br> 0: - (Controlled by the USB Host Controller) <br> 1: Suspend |
| $[29]$ | OVCE | USB Host <br> Over Current <br> Input Enable | USB Host Over Current input Enable <br> Oy0: Enable <br> Oy1: Disable |
| $[28: 2]$ | - | Reserved |  |
| $[1: 0]$ | - | Reserved | Write as zero |

Note: When the over current input enable bit is not set, the USBOCn pin must be used as output port.

### 3.27.7 Notes on Setting

### 3.27.7.1 Notes on USB Clock Setting

Before access the USB Host circuits(registers), please set the CLKCR5<USBH_CLKEN>= $0 y 1$, and the USB host clock output is Enable status.

To use X1USB as the USB clock, set the procedure as following and can select the frequency at $1 / 4$ fple or $1 / 3$ fple
(1) When X1USB is used.

| SYSCR8 $\leftarrow 0$ yXXXX_X001 |  |
| :--- | :--- |
|  | $;$ USBH_CLKSEL=0y001 |
| CLKCR5 $\leftarrow 0$ OyXXX1_XXXX | $;$ USBS clock |
|  | $;$ USBH_CLKEN=1 |
|  | USB HOST Clock enable |

Note: the setting for selecting X1USB should be made while the X1USB are in a stable state.
(2) When fpl/ 4 is used after reset release (using the PLL).

In case of using $\mathrm{X} 1=24 \mathrm{MHz}$ and 8 PLL
SYSCR8 $\leftarrow$ 0yXXXX_X100 ; USBH_CLKSEL=0y100
; 1/4fple of PLL output clock
CLKCR5 $\leftarrow$ 0yXXX1_XXXX ; USBH_CLKEN=1
; USB HOST Clock enable

Note: the setting for selecting $\mathrm{f}_{\text {PLL }}$ hould be made while the PLL clock is in a stable state.
(3) When fpl/3 is used after reset release (using the PLL).

In case of using $\mathrm{X} 1=24 \mathrm{MHz}$ and 6 PLL
SYSCR8 $\leftarrow$ 0yXXXX_X010 ; USBH_CLKSEL=0y010
; 1/3fpLL of PLL output clock
CLKCR $5 \leftarrow$ 0yXXX1_XXXX ; USBH_CLKEN=1
; Clock enable for USB HOST

Note: the setting for selecting $\mathrm{f}_{\mathrm{PLL}}$ hould be made while the PLL clock is in a stable state.

### 3.27.7.2 Notes on Oscillator

When using this device with a built-in USB Host controller, it is recommended to use a crystal oscillator under $24 \mathrm{MHz} \pm 100 \mathrm{ppm}$ based on the USB specification.
To generate USB clocks by the built-in PLL, the specifications provided by USB may not be satisfied depending on the implementation environment, condition, or fluctuation.

To be certified for the USB logo compliance, the 48 MHz clock with an accuracy of $\pm 100 \mathrm{ppm}$ or lower must be input through X1USB.

### 3.27.7.3 Notes on Entering Power Cut Mode

To shift to the power cut mode, set the USB to SUSPEND state first. After state in Power Cut Mode, the power supply of USB host controller which are DVCC1A and AVCC3H can be turn off by external circuits.

### 3.27.8 Restrictions on the USB Host Controller

1. For an isochronous transfer, a frame number to be transferred is defined in an Isochronous Transfer Descriptor (ITD). However, when frame numbers are not synchronized between the Host and software, and if the descriptor to be executed with a previous frame is scheduled later, the host determines that a time error has occurred and writes back DATAOVERRUN to the CC field of the ITD. However, if the following conditions are met, the host will write back inappropriate status (NOERROR).
<Conditions>
The above problem occurs if both the following two conditions are met:
2. ITD.FC[2:0] $=\mathrm{R}[2: 0]$
3. ITD.FC[2:0] $<\mathrm{R}[15: 0]$
where ITD.FC indicates the number of times an ITD is executed, and
$\mathrm{R}=\mathrm{HcFmNumber}$ (current frame number) - ITD.SF (transfer start frame number).

Make sure that each ITD is synchronized to the current frame number. If not, this ITD should not be linked.
2. For a low-speed IN transfer by the host, the USB 2.0 Specification defines the inter-packet delay (the time from when the Host receives a data packet to when the host transfers a handshake packet) as less than 7.5 bit times. In this product, however, the inter-packet delay is about 9.2 bit times in the worst case.
3. If a fatal error occurs on the USB system and the host detects this error (e.g., Master Abort, Target Abort, etc. on the PCI bus), the OHCI core sets the UnrecoverableError (UE) bit in the HcInterruptStatus register.
At this time, if the Unrecoverable Error (UE) bit is set and the UE bit in the HcInterruptEnable register is set, a hardware interrupt is generated.

After this interrupt is detected, a software reset (HcCommandStatus.HCR = 1’b1) is required to recover from the UE state, and the host then moves to the SUSPEND state.
After the software reset, OHCI registers are initialized. If a remote wake-up occurs on the device, the host remains in the SUSPEND state.
When the remote wake-up function is to be used, a program for recovering from the SUSPEND state must be implemented.

Programming examples:

1) After initializing OHCI registers by a software reset, set a value other than USBSUSPEND (2’b11) to the HcControl.HCFS field.
2) When a remote wake-up is detected, the HcInterruptStatus.RD bit is set to 1 'b1. After detecting this interrupt, set a value other than USBSUSPEND (2'b11) to the HcControl.HCFS field.
4. When HcRhDescriptorA.NPS[9] is set to 1 'b1 when an overcurrent is occurred, PortResetStatus.PRS[4] and PortSuspendStatus.PSS[2] of the HcRhPortStatus register is not cleared. Therefore, do not set HcRhDescriptorA.NPS[9] = 1'b1 and HcRhDescriptorB.DR[PortNo] = 1'b1.
5. To set the HcRhStatus.DRWE[15] when connecting with Full-Speed/Low-Speed device, the status is not shifted from USBSUSPEND to USBRESUME even Remote Wake-up is occurred.
As some restrictions, the status is not shifted from USBSUSPEND to USBRESUME even if using Remote Wake-up event. However, HcInterruptStatus.RD[3] is set appropriately at the same time, so that software can be modified to switch the status by checking this bit.

When not to use Remote Wake-up event, do not set the HcRhStatus.DRWE[15] to 1'b1.
6. When supporting the overcurrent for device system, NoOverCurrentProtection.NOCP[12] of HcRhDescriptorA register must set to 1'b0.

### 3.27.9 Connection Example



Bus power switch device: TPS2052 from Texas Instruments MIC2526-1BM from MICREL MIC2536-1BN from MICREL
Transient voltage suppressor device: SN75240 from Texas Instruments
Resistance precision: 5\%
Resistance rating: $1 / 2 \mathrm{~W}$ for 27 ohms (Recommended)
Capacitor: Low ESR type 120 uF capacitor (OS-CON, etc.) (Recommended)

Note 1: Do not apply voltages exceeding the absolute maximum rating.
Note 2: When designing your board, make sure that the HDP and HDM- pins are placed at the equal distance from the USB A receptacle.
Note 3: A suppressor device is not required in the USB specifications.
Note 4: After releasing a reset, USBOCn and USBPON pin will be input mode. These pins need to correspond in the circuit.

### 3.28 OFD (Oscillation Frequency Detector)

### 3.28.1 Outline

The Oscillation Frequency Detector (OFD) generates a reset when the high-frequency oscillation frequency ( $f_{\text {OSCH }}$ ) falls or rises outside of the normal frequency range specified by the lower and higher detection frequency setting registers. When an abnormal frequency condition is detected, it can be notified to the outside via the external pin (OFDOUTn). The high-frequency clock ( $f_{\text {OSch }}$ ) is used as a detection clock, and the low-frequency clock ( $\mathrm{f}_{\mathrm{s}}$ : 32 KHz ) is used as a reference clock of the OFD. If the 32 KHz reference clock stops due to an external cause, etc., the OFD detects an abnormal condition and resets the internal circuitry.

[^6] before the PCM execution.

### 3.28.2 OFD Block Diagram



### 3.28.3 Description of Operation

1) Reset generation and release

The OFD generates a reset on the second or third rising edge of the low-frequency clock after detecting a clock (fosch) fault (including a stop state). The OFD is also capable of detecting low-frequency clock faults.
When a high-frequency clock fault occurs and the frequency ratio goes outside the range specified in the CLKSMN and CLKSMX registers, the OFD generates a reset on the second rising edge of the low-frequency clock after detecting a clock fault. Generation of a reset does not clear the clock fault detection, and the reset is released when the clock resumes stable oscillation and the frequency ratio returns to the specified normal range.
In the case of the low-frequency clock, a reset is generated when the clock stops. The reset is not released until the low-frequency clock resumes oscillation. In this case, the reset signal is asserted in synchronization with fosch/ 4 and is released in synchronization with the low-frequency clock. When both fs and fosch clock are in unstable, the operation is not guaranteed.


Figure 3.28.1 Timing of reset generating (fosch clock fault)


Figure 3.28.2 Timing of reset releasing (fosch clock fault)


Figure 3.28.3 Timing of reset generating and releasing (fs clock fault)

Note : A clock fault detection reset is also generated if either of the high-frequency or low-frequency clock frequency temporarily goes outside the specified range of the frequency ratio due to noise, etc.
2) Initialization of OFD registers

The OFD registers (CLKSCR1, CLKSCR2, CLKSCR3, CLKSMN and CLKSMX) are initialized by an external reset ( RESETn pin = Low).

The OFD registers are also initialized when the PCM mode is exited.

Note: The OFD registers are not initialized by a WDT reset or OFD reset.
3) How to confirm the clock fault detection

The fault detection can be confirmed by OFD status flag (CLKSCR3<CLKSF>=1) or OFDOUTn pin in OFD circuit.
4) How to set the minimum and maximum clock fault detection values

The configuration frequency $=($ frequency $)+($ frequency error ratio $)+($ OFD circuit error ratio) $+\alpha$
The actual registers (CLKSMN and CLKSMX) setting value is calculated by above the configuration values

The following shows the calculation formulas and register setting examples when fosch $=24$ MHz (assuming the guaranteed oscillation frequency error is $\pm 1 \%$ ).

- Example of calculation for the configuration frequency

The OFD of this product is capable of detecting fosch deviations exceeding $10 \%$. It is therefore recommended to set CLKSMN and CLKSMX to approximately $\pm 10 \%$ of fosch.

$$
\text { Frequency }(\text { Low })=24 \mathrm{MHz}^{*}(1-10 \%)=21.6 \mathrm{MHz}
$$

Frequency $($ High $)=24 \mathrm{MHz}^{*}(1+10 \%)=26.4 \mathrm{MHz}$

- How to set the CLKSMN and CLKSMX registers

Frequency $($ Low $)=21.6 \mathrm{MHz}$
Frequency $($ High $)=26.4 \mathrm{MHz}$
When the oscillation clock frequency goes outside the specified range, an OFD reset is generated.

$$
\begin{aligned}
& \mathrm{CLKSMN} \text { set value }=\frac{\text { frequency }(\text { Low })}{\mathrm{fs} \times 4}=\frac{21.6}{32.768 \times 10^{-3} \times 4} \fallingdotseq 165=0 \times A 5 \\
& \quad \text { (fractions to be rounded up) }
\end{aligned}
$$

CLKSMX set value $=\frac{\text { frequency }(\text { High })}{\mathrm{fs} \times 4}=\frac{26.4}{32.768 \times 10^{-3} \times 4} \fallingdotseq 201=0 \times C 9$
(fractions to be rounded up)

Note: this detector is for checking the harmonic and subharmonic. This detector is not for measurement the error of oscillator or crystal oscillation frequency.


Target detection frequencies: How to calculate the subharmonic and harmonic of fosch (assuming the guaranteed oscillation frequency error is $\pm 1 \%$ )

Sub-harmonic (allowing for the maximum high-frequency oscillator error)

$$
=24 \mathrm{MHz} \times(1+0.01) \div 2=12.12 \mathrm{MHz}
$$

Harmonic (allowing for the minimum high-frequency oscillation error)

$$
=24 \mathrm{MHz} \times(1-0.01) \times 2=47.52 \mathrm{MHz}
$$

The following shows the recommended configuration when fosch $=24 \mathrm{MHz}$ and 10 MHz (assuming the oscillation frequency error and the OFD capable of detecting are $10 \%$ totally).

| $\mathrm{f}_{\text {OSCH }}$ | Upper: <br> Sub Harmonic | Upper: <br> Recommended CLKSMN value | Upper: <br> Detects frequency range (Low) |
| :---: | :---: | :---: | :---: |
|  | Lower: <br> Harmonic | Lower: <br> Recommended CLKSMX value | Lower: <br> Detects frequency range (High) |
| 24 MHz | 12.12 MHz | 0xA5 | 4.0 MHz to 21.6 MHz or Stops |
|  | 47.52 MHz | $0 \times \mathrm{C} 9$ | 26.4 MHz to 60 MHz (MAX) |
| 10MHz | 5.05 MHz | 0x45 | 4.0 MHz to 9.0 MHz or Stops |
|  | 19.8 MHz | 0x54 | 11.0 MHz to 60 MHz (MAX) |

Note: Regarding the operating specification of the high frequency oscillator, refer to the chapter 4 of Electrical Characteristics.

### 3.28.4 Register List

Base address = 0xF009_0000

| Register <br> Name | Address <br> (base + ) |  |
| :--- | :--- | :--- |
| CLKSCR1 | $0 \times 0000$ | Oscillation frequency detection control register 1 |
| CLKSCR2 | $0 \times 0004$ | Oscillation frequency detection control register 2 |
| CLRSCR3 | $0 \times 0008$ | Oscillation frequency detection control register 3 |
| CLKSMN | $0 \times 0010$ | Lower detection frequency setting register |
| CLKSMX | $0 \times 0020$ | Higher detection frequency setting register |

1. CLKSCR1 (Oscillation frequency detection control register 1)

Address $=\left(0 x F 009 \_0000\right)+(0 x 0000)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:8] | - | - | Undefined | Read undefined. Write as zero. |
| [7:0] | CLKWEN | R/W | 0x06 | OFD register write enable code: <br> 0x06: Disable writing to CLKSCR2, CLKSCR3, CLKSMN and CLKSMX <br> 0xF9: Enable writing to CLKSCR2, CLKSCR3, CLKSMN and CLKSMX <br> Others: Reserved (Note 1) |

[Explanation]
a. < CLKWEN >

0x06: Disable writing to the CLKSCR2, CLKSCR3, CLKSMN and CLKSMX registers
0xF9: Enable writing to the CLKSCR2, CLKSCR3, CLKSMN and CLKSMX registers

Note 1: Only "0x06" and "0xF9" can be written to CLKSCR1. All values other than "0xF9" are handled as " $0 \times 06$ ", disabling writing to CLKSCR2, CLKSCR3, CLKSMN and CLKSMX.
2. CLKSCR2 (Oscillation frequency detection control register 2)

| Bit <br> Bit <br> Symbol | Type | Reset <br> Value | Dddress $=\left(0 x F 009 \_0000\right)+(0 x 0004)$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | CLKSEN | R/W | 0x00 | OFD operation enable code: <br> 0x00: Disable <br> 0xE4: Enable <br> Others: Invalid (Note 1) |

[Explanation]
a. < OFDEN >

0x00: Enable the OFD operation
0xE4: Disable the OFD operation

Note 1: Only "0x00" and "0xE4" can be written to CLKSCR2. Writing a value other than "0x00" and "0xE4" to CLKSCR2 is invalid (the register value cannot be changed.)
Note 2: When the disable code "0x06" is written to CLKSCR1, writing to CLKSCR2 is disabled and any write attempts are ignored. Even when write operation is disabled, CLKSCR2 can be read.
Note3: It takes 2 fs cycles in maximums until the configuration is executed after writing into register. So when writing it in this register once, other configurations should be set after passing 2 fs cycles. The Enable/Disable status flag is not available. The read data value and the operating state are not much in time-lag period.
3. CLKSCR3 (Oscillation frequency detection control register 3)

Address = (0xF009_0000)+(0x0008)

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| [31:2] | - | - | Undefined | Read undefined. Write as zero. |
| [1] | RESEN | R/W | OyO | OFD reset enable: <br> 0y0: Disable <br> 0y1: Enable |
| [0] | CLKSF | R/W | OyO | High speed oscillation frequency detection flag: <br> Read: <br> 0y0: OSC normal <br> 0y1: OSC abnormal <br> Write: <br> Oy0: Invalid <br> 0y1: Clear the flag to "0" |

[Explanation]
a. <RESEN>

0y0: Disable OFD reset. The output signal OFDOUTn is driven high.
0y1: Enable OFD reset. When an abnormal condition is detected, a reset is generated and OFDOUTn is driven low.

Note: This RESEN bit takes 2 fs cycles in maximums until the configuration is executed after writing into this bit. This bit can be poling whether or not the configulation is set and after that the other register setting can be done.
b. <CLKSF>

Read
0y0: The frequency of the high-frequency oscillation clock is within the specified range.
0y1: The frequency of the high-frequency oscillation clock is outside the specified range.
<CLKSF>=0y1 remains set until it is cleared. Even when the high-frequency oscillation clock frequency returns to the specified range.

Write
0 y 0 : Invalid
$0 y 1$ : Clear the flag to " 0 "
4. CLKSMN (Lower detection frequency setting register)

Address $=\left(0 x F 009 \_0000\right)+(0 x 0010)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | LDFS | R/W | 0xA5 | Low detection frequency setting: |

5. CLKSMX (Higher detection frequency setting register)

Address $=\left(0 x F 009 \_0000\right)+(0 x 0020)$

| Bit | Bit <br> Symbol | Type | Reset <br> Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | - | - | Undefined | Read undefined. Write as zero. |
| $[7: 0]$ | HDFS | R/W | $0 x C 9$ | High detection frequency setting : |

[Explanation]
<LDFS> and < HDFS >

Note 1: CLKSMN and CLKSMX cannot be written while the frequency detection operation is enabled (CLKSCR2 = "0xE4") or writing to the OFD registers is disabled (CLKSCR1="0x06").
Note 2: CLKSMN and CLKSMX are protected from write operation by writing "0x06" to CLKSCR1. These registers can be read regardless of the setting of CLKSCR1.

Note 3: The values to be set to CLKSMN and CLKSMX should be determined depending on the clock frequencies to be used to satisfy the condition CLKSMN < CLKSMX. For how to calculate the CLKSMN and CLKSMX set values, see examples in 3.28.3 "Description of Operation".
Note 4: The setting of CLKSMN and CLKSMX should be set with enough safe including several percent error. Otherwise the internal reset might be always assert into the CPU. (Deadlock state)
3.28.5 Programming example


1) Programming example of OFD operation enable/disable
-- Enable setting example --

| CLKSCR1=0xF9 <br> $\downarrow$ | ; OFD register Write Enable |
| :---: | :--- |
| CLKSCR2=0x00 |  |
| $\downarrow$ |  |
| Wait fs 2cycles |  |
| $\downarrow$ | ; OFD circuits operation disable |
| CLKSCR3=0x03 |  |
| $\downarrow$ |  |
| Poling until the RESEN=1 state <br> $\downarrow$ | ; Check the RESEN Bit status |
| Set the CLKSMN and the CLKSMX registers |  |
| $\downarrow$ |  |
| CLKSCR2=0xE4 |  |
| $\downarrow$ | ; OFD circuits operation enable |
| Wait fs 2cycles |  |
| $\downarrow$ |  |
| CLKSCR1=0x06 |  |

-- Disable setting example --

| CLKSCR1=0xF9 | ; OFD register Write Enable |
| :---: | :--- |
| $\downarrow$ | ; OFD circuits operation disable |
| CLKSCR2=0x00 |  |
| $\downarrow$ |  |
| Wait fs 2cycles |  |
| $\downarrow$ |  |
| CLKSCR3=0x01 |  |
| $\downarrow$ | ; RESEN Disable |
| Poling until the RESEN=0 state | ; Check the RESEN Bit status |
| $\downarrow$ |  |
| CLKSCR1=0x06 |  |

Note: In the PCM mode, the OFD circuitry is not powered and is not operational. So stop the OFD operation before the PCM execution

## 4. Electrical Characteristics

### 4.1 Absolute Maximum Ratings

| Symbol | Parameter | Rating | Unit |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { DVCC3IO } \\ \text { DVCCM } \\ \text { DVCC3LCD } \\ \hline \end{gathered}$ | Power supply voltage | -0.3 to 3.8 | V |
| DVCC1A <br> DVCC1B <br> DVCC1C |  | -0.3 to 2.0 |  |
| AVCC3AD <br> AVDD3T <br> AVDD3C <br> AVCC3H |  | -0.3 to 3.8 |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | $\begin{gathered} \hline-0.3 \text { to DVCC3IO+0.3 (Note 1) } \\ -0.3 \text { to DVCCM }+0.3 \text { (Note 2) } \\ -0.3 \text { to DVCC3LCD }+0.3 \text { (Note 3) } \\ -0.3 \text { to AVCC3AD }+0.3 \text { (Note } 4 \text { ) } \\ -0.3 \text { to AVDD3T+0.3 (Note 5) } \\ -0.3 \text { to AVDD3C }+0.3 \text { (Note 5) } \\ -0.3 \text { to AVCC3H }+0.3 \\ \hline \end{gathered}$ | V |
| $\mathrm{l}_{\mathrm{OL}}$ | Output current (per pin) | 5 | mA |
| IOH | Output current (per pin) | -5 | mA |
| $\Sigma_{\text {IOL }}$ | Output current (total) | 80 | mA |
| $\Sigma_{\text {IOH }}$ | Output current (total) | -80 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power consumption ( $\mathrm{Ta}=85^{\circ} \mathrm{C}$ ) | 800 | mW |
| TSOLDER | Soldering temperature (10s) | 260 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| TOPR | Operating temperature | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Do not exceed the absolute maximum rating of DVCC3IO (SM2-4, SM6,SM7, SN0-2, SP0-5, PA0-3, PB0-3, PC2-4, PC6~PC7, PF6,PF7, PG0-PG7, PL0~PL4, PM0~PM3, PN0-PN7, PT0-PT7, PU0~PU7, PV0~PV7)

Note 2:Do not exceed the absolute maximum rating of DVCCM (SA0-7, SB0-7, SC0-7, SD0-7, SE0-7, SF0-7, SG0-7, SH2,SH3,SH4,SH7, SJ0-7, SK0-7, SLO-2, SL4~SL6, PRO-2)
Note 3: Do not exceed the absolute maximum rating of DVCC3LCD (ST0-7, SU0,SU1,SU3,SU4, PJ0-7, PK0-7)
Note 4: For PD0-7, VREFH, VREFL the absolute maximum rating of AVCC3AD is applied.
Note 5: For the USB, DDM and DDP- pins, the absolute maximum rating of AVCC3T/3C is applied.
Note 6: The absolute maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, the device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when desigining products that include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability

| Test <br> parameter | Test condition | Note |
| :---: | :--- | :--- |
| Solderability | Use of Sn-37Pb solder Bath <br> Solder bath temperature $=230^{\circ} \mathrm{C}$, Dipping time $=5$ seconds <br> The number of times $=$ one, Use of R-type flux | Pass: <br> solderability rate until forming $\geq 95 \%$ |
|  | Use of Sn-3.0Ag-0.5Cu solder bath <br> Solder bath temperature $=245^{\circ} \mathrm{C}$, Dipping time $=5$ seconds <br> The number of times $=$ one, Use of R-type flux |  |

### 4.2 DC Electrical Characteristics

Operating Voltage

| Symbol | Parameter | Min | Typ | Max | Unit | Con | ition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVCC3IO | General I/O <br> Power Supply Voltage <br> (DVCC3IO) <br> (DVSSCOMx = AVSS = OV) | 3.0 | 3.3 | 3.6 | V | $\begin{gathered} \mathrm{X} 1=10 \text { to } 27 \mathrm{MHz} \\ \text { CPU CLK } \\ \text { (to } 200 \mathrm{MHz} \text { ) } \end{gathered}$ | XT1 = 30 to 34 kHz |
| DVCCM_1 | Memory I/O Power | 3.0 | 3.3 | 3.6 |  |  |  |
| DVCCM_2 | Memory I/O Power | 1.7 | 1.8 | 1.9 |  |  |  |
| DVCC3LCD | LCDD I/O Power | 1.8 | - | 3.6 |  |  |  |
| AVCC3AD | ADC Power | 3.0 | 3.3 | 3.6 |  |  |  |
| AVDD3T/3C | USB Device Power | 3.15 | 3.3 | 3.45 |  |  |  |
| AVCC3H | USB Host Power | 3.0 | 3.3 | 3.6 |  |  |  |
| DVCC1A | Internal Power A | 1.4 | 1.5 | 1.6 |  |  |  |
| DVCC1B | Internal Power B |  |  |  |  |  |  |
| DVCC1C | High CLK oscillator and PLL <br> Power |  |  |  |  |  |  |

It is assumed that all power supply pins of the same rail are electrically connected externally and are supplied with the equal voltage.
Note: The power of I2S function is supplied by DVCC3IO.

Input Voltage (1)

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VILO | $\begin{aligned} & \text { Input Low Voltage for } \\ & \text { SM2, SM6-7, SNO-2, SP0-3 } \\ & \text { SV0-7, SW6, PAO-7, PG0-7 } \\ & \text { PH0-7, PT0-7, PLO-4,PM0-3 } \end{aligned}$ | -0.3 | - | $0.3 \times$ DVCC3IO | V | $3.0 \leq$ DVCC3IO $\leq 3.6 \mathrm{~V}$ |
| VIL1 | Input Low Voltage for SAO-7, SBO-7, SCO-7 SD0-7, SL4-7, PR2 |  | - | $0.3 \times$ DVCCM |  | $\begin{gathered} 3.0 \leq \text { DVCCM } \leq 3.6 \mathrm{~V} \\ \text { SELDVCCM }=1 \\ \hline \end{gathered}$ |
| VIL2 |  |  | - | $0.3 \times$ DVCCM |  | $\begin{gathered} 1.7 \leq \text { DVCCM } \leq 1.9 \mathrm{~V} \\ \text { SELDVCCM }=0 \\ \hline \end{gathered}$ |
| VIL5(Note) | Input Low Voltage for PD0-7 |  | - | $0.3 \times$ AVCC3AD |  | $3.0 \leq$ AVCC3AD $\leq 3.6 \mathrm{~V}$ |
| VIL6 | Input Low Voltage for SM4, SM5, PC5, PC6, PC7 PNO-7, PP0-7 |  | - | $0.25 \times$ DVCC3IO |  | $3.0 \leq$ DVCC3IO $\leq 3.6 \mathrm{~V}$ |
| VIL7 | Input Low Voltage for PR2 |  | - | $0.25 \times$ DVCCM |  | $\begin{gathered} 3.0 \leq \text { DVCCM } \leq 3.6 \mathrm{~V} \\ \text { SELDVCCM }=1 \end{gathered}$ |
| VIL8 | Input Low Voltage for PR2 |  | - | $0.25 \times$ DVCCM |  | $\begin{gathered} 1.7 \leq \text { DVCCM } \leq 1.9 \mathrm{~V} \\ \text { SELDVCCM }=0 \end{gathered}$ |

Note: When Ports PD0 to PD7 are used as general-purpose inputs.
Input Voltage (2)

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH0 | Input High Voltage for <br> SM2, SM6-7, SN0-2, SP0-3 <br> SV0-7, SW6, PA0-7, PG0-7, <br> PH0-7, PT0-7, PL0-4, PM0-3 | $0.7 \times$ DVCC3IO | - | DVCC3IO +0.3 |  |  |

Note: When Ports PD0 to PD7 are used as general-purpose inputs.

Output Voltage (1)

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLO | $\begin{aligned} & \text { Output Low Voltage for } \\ & \text { SM3, SP4, SP5, SV0-7, } \\ & \text { SW0-5, PBO-7, PC0-7, PG0-7 } \\ & \text { PH0-7, PNO-7, PPO-7, PT0-7, } \\ & \text { PLO-4, PM0-3 } \end{aligned}$ | - | - | 0.4 | V | $\begin{gathered} \mathrm{IOL}=2.0 \mathrm{~mA} \\ 3.0 \leq \mathrm{DVCC} 3 \mathrm{O} \leq 3.6 \mathrm{~V} \end{gathered}$ |
| VOL1 | Output Low Voltage for SAO-7, SBO-7, SC0-7 |  |  |  |  | $\begin{gathered} \mathrm{IOL}=2.0 \mathrm{~mA} \\ 3.0 \leq \mathrm{DVCCM} \leq 3.6 \mathrm{~V} \end{gathered}$ |
| VOL2 | $\begin{aligned} & \text { SDO-7, SEO-7, SFO-7, SGO-7 } \\ & \text { SHO-7, SJO-7, SKO-7, SLO-5 } \\ & \text { PRO-2 } \end{aligned}$ |  |  |  |  | $\begin{gathered} \mathrm{IOL}=2.0 \mathrm{~mA} \\ 1.8 \leq \mathrm{DVCCM} \leq 1.9 \mathrm{~V} \end{gathered}$ |
| VOL5 | Output Low Voltage for PD4-7 |  |  |  |  | $\begin{gathered} \mathrm{IOL}=2.0 \mathrm{~mA} \\ 3.0 \leq \mathrm{AVCC} 3 \mathrm{AD} \leq 3.6 \mathrm{~V} \end{gathered}$ |
| VOL6 | Output Low Voltage for ST0-7, SU0-7, PJO-7, PK0-7 |  |  |  |  | $\begin{gathered} \mathrm{IOL}=2.0 \mathrm{~mA} \\ 1.8 \leq \mathrm{DVCC} 3 \mathrm{LCD} \leq 3.6 \mathrm{~V} \end{gathered}$ |

Output Voltage (2)

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOHO | Output High Voltage for SM3, SP4, SP5, SV0-7, SW0-5, PB0-7, PC0-7, PGO-7 PHO-7, PNO-7, PP0-7, PTO-7, PLO-4, PMO-3 | DVCC3IO-0.4 | - | - | v | $\begin{gathered} 1 \mathrm{OH}=-1.0 \mathrm{~mA} \\ 3.0 \leq \text { DVCC } 3 \mathrm{O} \leq 3.6 \mathrm{~V} \end{gathered}$ |
| VOH1 | Output High Voltage for SA0-7, SB0-7, SC0-7 | DVCCM-0.4 |  |  |  | $\begin{gathered} 1 \mathrm{OH}=-1.0 \mathrm{~mA} \\ 3.0 \leq \mathrm{DVCCM} \leq 3.6 \mathrm{~V} \end{gathered}$ |
| VOH2 | $\begin{aligned} & \text { SD0-7, SE0-7, SFO-7, SG0-7 } \\ & \text { SH0-7, SJ0-7, SK0-7, SL0-5 } \\ & \text { PRO-2 } \end{aligned}$ | DVCCM-0.4 |  |  |  | $\begin{gathered} \mathrm{IOH}=-1.0 \mathrm{~mA} \\ 1.8 \leq \mathrm{DVCCM} \leq 1.9 \mathrm{~V} \end{gathered}$ |
| VOH4 | Output High Voltage for PD4-7 | AVCC3AD-0.4 |  |  |  | $\begin{gathered} 1 \mathrm{OH}=-1.0 \mathrm{~mA} \\ 3.0 \leq \mathrm{AVCC} 3 \mathrm{AD} \leq 3.6 \mathrm{~V} \end{gathered}$ |
| VOH5 | Output High Voltage for ST0-7, SU0-7, PJO-7, PK0-7 | DVCC3LCD-0.4 |  |  |  | $\begin{gathered} \mathrm{IOH}=-1.0 \mathrm{~mA} \\ 1.8 \leq \text { DVCC } 3 \mathrm{LCD} \leq 3.6 \mathrm{~V} \end{gathered}$ |

Others

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IMon | Internal resistor (ON) MX, MY pins | - | - | 30 | $\Omega$ | $\mathrm{VOL}=0.2 \mathrm{~V}$ | $3.0 \leq \mathrm{AVCC} 3 \mathrm{AD} \leq 3.6 \mathrm{~V}$ |
| IMon | Internal resistor (ON) PX, PY pins | - | - | 30 |  | $\begin{aligned} & \mathrm{VOH}= \\ & \mathrm{AVCC} 3 \mathrm{AD}-0.2 \mathrm{~V} \end{aligned}$ |  |
| ILI | Input Leakage Current | - | 0.02 | $\pm 5$ | $\mu \mathrm{A}$ |  |  |
| ILO | Output Leakage Current | - | 0.05 | $\pm 10$ | $\mu \mathrm{A}$ |  |  |
| R | Pull Up/Down Resistor for RESETn, PA0-7, PD6 | 30 | 50 | 70 | $\mathrm{k} \Omega$ |  |  |
| ClO | Pin Capacitance | - | 1.0 | - | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |  |
| VTH | Schmitt Width for SM4, SM5, PA0-7 PD6, PD7, PC5, PC6, PC7 PF6, PF7, PN0-7, PP0-7 PT4-6 | - | 0.6 | - | V | $3.0 \leq$ DVCC3IO $\leq 3.6 \mathrm{~V}$ |  |
|  | PR2 | - | 0.6 | - | V | $3.0 \leq$ DVCC3IO $\leq$ | 6V |
|  | PR2 | - | 0.4 | - | V | $1.7 \leq$ DVCC3IO $\leq$ | 9 V |

Note 1: Typical values show those with $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{DVCC} 3 I O=\mathrm{DVCC3CMS}=\mathrm{DVCC3I} 2 \mathrm{~S}=\mathrm{DVCC} 3 L C D=3.3 \mathrm{~V}$, $D V C C M=3.3 \mathrm{~V}$ or $\mathrm{DVCCM}=1.8 \mathrm{~V}, \mathrm{DVCC} 1 \mathrm{~A}, 1 \mathrm{~B}, 1 \mathrm{C}=1.5 \mathrm{~V}$ unless otherwise noted.

Note 2: The above values do not apply when debug mode is used.


Operationg Conditions:
NORMAL
CPU: DRYSTONE rev2.1
Instruction Cache: ON, Data Cache: ON
Program Execution area : internal RAM, Data area: internal RAM, Stack area: internal RAM
USB: Default condition
LCDC: HVGA_16bpp
A/DC: $5 \mu$ s repeat conversion
$I^{2} S, C M S$ : Stop
SDHC: Stop
UART: 480kbps transmission
SSP: 100kbps transmission
PWM: 100kHz output
SDRAM: 100MHz CL=2 BL=8 32bit bus Read/Write (External bus start operation duty is approximately 17\%)
Or NORF: asynchronous NORF 160ns access 16bit bus continuous read CPU HALT

CPU: HALT, Peripheral Circuit: TSB original program
USB: Suspend
LCDC: Simplicity operation (VRAM: Internal RAM)
A/DC, I ${ }^{2}$ S, CMS, UART, SSP, PWM: No operarion

Note 1: Typical values show those with $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{DVCC} 3 I O=\mathrm{DVCC} 3 C M S=\operatorname{DVCC} 3 I 2 \mathrm{~S}=\mathrm{DVCC} 3 L C D=A V C C 3 H=3.3 \mathrm{~V}$, DVCCM $=3.3 \mathrm{~V}$ or $\mathrm{DVCCM}=1.8 \mathrm{~V}, \mathrm{DVCC} 1 \mathrm{~A}, 1 \mathrm{~B}, 1 \mathrm{C}=1.5 \mathrm{~V}$ unless otherwise noted.

Note 2: IC measurement conditions:
$C L=25 \mathrm{pF}$ for bus pins, other output pins = open, input pins = level fixed
Note 3: The above values do not apply when debug mode is used.

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Power Cut Mode (With PMC function) | - | 4.5 | 100 | $\mu \mathrm{A}$ | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { DVCC3IO }=3.6 \mathrm{~V} \\ & \text { DVCCM }=3.6 \mathrm{~V} \\ & \text { DVCC3LCD }=3.6 \mathrm{~V} \\ & \text { AVCC3AD }=3.6 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 25 |  | $\mathrm{Ta} \leq 70^{\circ} \mathrm{C}$ | AVDD3T = OPEN <br> AVDD3C = OPEN |
|  |  |  |  | 15 |  | $\mathrm{Ta} \leq 50^{\circ} \mathrm{C}$ | AVCC3H $=$ OPEN |
|  |  |  |  | 230 |  | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { DVCC1A }=0 \mathrm{~V} \\ & \text { DVCC1B }=1.6 \mathrm{~V}, \end{aligned}$ |
|  |  |  | 1.5 | 135 |  | $\mathrm{Ta} \leq 70^{\circ} \mathrm{C}$ | XT $=32 \mathrm{kHz}$ |
|  |  |  |  | 70 |  | $\mathrm{Ta} \leq 50^{\circ} \mathrm{C}$ | X1, $\mathrm{X} 2=\mathrm{OFF}$ |

Note 1: Typical values show those with $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{DVCC} 3 I \mathrm{O}=\mathrm{DVCC3LCD}=3.3 \mathrm{~V}$,
$D V C C M=3.3 \mathrm{~V}$ or $\mathrm{DVCCM}=1.8 \mathrm{~V}, \mathrm{DVCC} 1 \mathrm{~A}, 1 \mathrm{~B}, 1 \mathrm{C}=1.5 \mathrm{~V}$, unless otherwise noted.
Note 2: IC measurement conditions:
$C L=50 \mathrm{pF}$ for bus pins, other output pins = open, input pins = level fixed
(Operating at 8 -wait access for external memory)
Note 3: The above values do not apply when debug mode is used.

### 4.3 AC Electrical Characteristics

All AC specifications shown below are the measurement results under the following conditions unless specified otherwise.

## AC measurement conditions

- The letter " T " used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\text {HCLK }}$ ) which is one-half of the CPU clock ( $\mathrm{f}_{\text {FCLK }}$ ).
- Output level: High $=0.7 \times$ DVCCM, Low $=0.3 \times$ DVCCM
- Input level: High $=0.9 \times$ DVCCM, Low $=0.1 \times$ DVCCM

Note: The "Equation" column in the table shows the specifications under the conditions DVCCM=1.7 V to 1.9 V or $\mathrm{DVCCM}=3.0 \mathrm{~V}$ to 3.6 V and $\mathrm{DVCC} 1 \mathrm{~A}=\mathrm{DVCC} 1 \mathrm{~B}=\mathrm{DVCC} 1 \mathrm{C}=1.4$ to 1.6 V .

### 4.3.1 Basic Bus Cycles

Read cycle (asynchronous mode)

|  | Parameter | Symbol | Equation |  | $\begin{gathered} 100 \mathrm{MHz} \\ \mathrm{~N}=10 \\ \mathrm{M}=3 \\ \mathrm{~K}=10 \\ \mathrm{~L}=6 \end{gathered}$ | $\begin{gathered} 96 \mathrm{MHz} \\ \mathrm{~N}=10 \\ \mathrm{M}=3 \\ \mathrm{~K}=10 \\ \mathrm{~L}=6 \\ \hline \end{gathered}$ | $\begin{gathered} 48 \mathrm{MHz} \\ \mathrm{~N}=5 \\ \mathrm{M}=1 \\ \mathrm{~K}=5 \\ \mathrm{~L}=3 \\ \hline \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. |  |  | Min | Max |  |  |  |  |
| 1 | Internal bus period ( $=\mathrm{T}$ ) Note) | $\mathrm{t}_{\mathrm{CYC}}$ | 10 | 800 | 10.0 | 10.4 | 20.8 |  |
| 2 | A0-A23 valid to D0-D31 input | $t_{\text {AD }}$ | (N) T-15.0 |  | 85.0 | 89.2 | 89.2 |  |
| 3 | SMCOEn fall to D0-D31 input | toed | ( $\mathrm{N}-\mathrm{M}$ ) T - 10.0 |  | 60.0 | 62.8 | 73.3 |  |
| 4 | SMCOEn low level pulse width | toew | ( $\mathrm{N}-\mathrm{M}$ ) T - 8.0 |  | 62.0 | 64.9 | 75.3 | ns |
| 5 | A0-A23 valid to SMCOEn fall | $\mathrm{t}_{\mathrm{AOE}}$ | MT-5.0 |  | 25 | 26.3 | 15.8 |  |
| 6 | SMCOEn rise to D0-D31 hold | $\mathrm{t}_{\mathrm{HR}}$ | 0 |  | 0 | 0 | 0 |  |
| 7 | SMCOEn high level pulse width | toehw | MT - 8.0 |  | 22 | 23.3 | 12.8 |  |

Write cycle (asynchronous mode)

| 8 | D0-D31 valid to SMCWEn rise | $\mathrm{t}_{\mathrm{DW}}$ | $(\mathrm{L}+1) \mathrm{T}-10.0$ |  | 60.0 | 62.9 | 73.3 |  |
| ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | D0-D31 valid to SMCWEn rise (bls=1) | $\mathrm{t}_{\text {SDS }}$ | $(\mathrm{L}+1) \mathrm{T}-10.0$ |  | 60.0 | 62.9 | 73.3 |  |
| 10 | SMCWEn low level width | $\mathrm{t}_{\mathrm{WW}}$ | $\mathrm{LT}-8.0$ |  | 52.0 | 54.5 | 54 |  |
| 11 | AO-A23 valid to SMCWEn fall | $\mathrm{t}_{\text {AW }}$ | $\mathrm{T}-5.0$ |  | 5.0 | 5.4 | 15.8 |  |
| 12 | SMCWEn rise to A0-A23 hold | $\mathrm{t}_{\mathrm{WA}}$ | $(\mathrm{K}-\mathrm{L}-1) \mathrm{T}-5.0$ |  | 25.0 | 26.3 | 15.8 |  |
| 13 | SMCWEn rise to DO-D31 hold | $\mathrm{t}_{\mathrm{WD}}$ | $(\mathrm{K}-\mathrm{L}-1) \mathrm{T}-5.0$ |  | 25.0 | 26.3 | 15.8 |  |
| 14 | SMCOEn rise to D0-D31 output | $\mathrm{t}_{\mathrm{OEO}}$ | 2 |  | 2.0 | 2.0 | 2.0 |  |
| 15 | Data byte control to write complete time | $\mathrm{t}_{\text {SBW }}$ | LT -8.0 |  | 52.0 | 54.5 | 54.5 |  |

- The variables used in the equations in the table are defined as follows:

$$
\begin{array}{ll}
N=\text { Number of } t_{R C} \text { cycles } & M=\text { Number of } t_{\text {CEOE }} \text { cycles } \\
K=\text { Number of } t_{w c} \text { cycles } & L=\text { Number of } t_{w P} \text { cycles }
\end{array}
$$

## Measuring Condition

## Connection

1. DVCC3IO $\times 0.7 \leq$ SELDVCCM $\leq$ DVCC3IO

Software configuration

1. PMCDRV<DRV_MEM1:0> $=0 y 11$ (Full Drive at $1.8 \pm 0.1 \mathrm{~V}$ )
2. PMCDRV<DRV_MEM1:0> $=0 y 01$ (Half Drive at $3.3 \pm 0.3 \mathrm{~V}$ )

Loaded capacitance

$$
C L=25 \mathrm{pF}
$$

Note: The internal bus cycle is $\mathrm{T}=10 \mathrm{~ns}$ minimum value when the guaranteed temperature is 0 to 70 degree. The internal bus cycle is $\mathrm{T}=13.3 \mathrm{~ns}$ minimum value when the guaranteed temperature is -20 to 85 degree.
(1) Asynchronous memory read cycle $(\operatorname{trc}=4, \operatorname{tceoe}=1)$

(2) Asynchronous memory write cycle $\left(\mathrm{twc}_{\mathrm{wc}}=4, \mathrm{twP}^{2}=2\right)$


### 4.3.2 DDR SDRAM Controller AC Electrical Characteristics

## AC measurement conditions

- The letter "T" used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\text {HCLK }}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\mathrm{FCLK}}$ ).
- Output level: High = $0.7 \times$ DVCCM, Low $=0.3 \times$ DVCCM
$\bullet$ Input level: $\mathrm{High}=0.9 \times$ DVCCM, Low $=0.1 \times$ DVCCM
- Clock output Differential level (VOD): VOD $=0.6 \times$ DVCCM
$\bullet$ Clock output Differential Crosspoint level (VOX): High $=0.6 \times$ DVCCM, Low $=0.4 \times$ DVCCM
Note 1: Only DDR SDRAM devices of LVCMOS type are supported. DDR SDRAM devices of SSTIL ( 2.5 V ) type are not supported.

Note 2: The "Equation" column in the table shows the specifications under the conditions DVCCM $=1.7 \mathrm{~V}$ to 1.9 V and DVCC1A = DVCC1B = DVCC1C $=1.4$ to 1.6 V

| Symbol | Parameter | Min | Typ. | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIX | AC Differential Cross point Voltage | $0.4 \times$ DVCCM |  | $0.6 \times$ DVCCM |  | $1.7 \leq \mathrm{DVCCM} \leq 1.9 \mathrm{~V}$ |


| No. | Parameter | Symbol | Equation |  | $\begin{gathered} 100 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 96 \\ \mathrm{MHz} \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |
| 1 | DMCDCLKP/ DMCDCLKN cycle time Note) | $\mathrm{t}_{\text {CK }}$ | T |  | 10 | 10.4 | ns |
| 2 | DMCDCLKP\&DMCDCLKN Clock Skew time |  | -0.35 | 0.35 |  |  |  |
| 3 | CLK Differential Crosspoint cycle | $\mathrm{t}_{\mathrm{CH}}$ | 0.5T-0.5 |  | 4.5 | 4.7 |  |
| 4 | CLK Differential Crosspoint cycle | $\mathrm{t}_{\mathrm{CL}}$ | 0.5T-0.5 |  | 4.5 | 4.7 |  |
| 5 | DMCDQSx <br> Access time from CLK(CL*=3) | $\mathrm{t}_{\mathrm{ACl}}$ |  | 2T-13.5 | 6.5 | 7.3 |  |
| 6 | Data <br> Access time from CLK(CL*=3) | $\mathrm{t}_{\mathrm{AC2}}$ |  | 2T-13.5 | 6.5 | 7.3 |  |
| 7 | DQS to Data Skew time | $\mathrm{t}_{\mathrm{DQSO}}$ | 0 | 0.7 | 0.7 | 0.7 |  |
| 8 | Address set-up time | $\mathrm{t}_{\mathrm{AS}}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 9 | Address hold time | $\mathrm{t}_{\mathrm{AH}}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 10 | CKE set-up time | $\mathrm{t}_{\text {CKS }}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 11 | Command set-up time | tcms | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 12 | Command hold time | $\mathrm{t}_{\text {CMH }}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 13 | Data Setup Time | tDS | 0.25T-1.5 |  | 1.0 | 1.1 |  |
| 14 | Data Hold Time | tD | 0.25T-1.5 |  | 1.0 | 1.1 |  |
| 15 | DMCDDM Setup Time | $\mathrm{t}_{\text {MS }}$ | 0.25T-1.5 |  | 1.0 | 1.1 |  |
| 16 | DMCDDM Hold Time | $\mathrm{t}_{\mathrm{MH}}$ | 0.25T-1.5 |  | 1.0 | 1.1 |  |
| 17 | Write command to 1'st DQS Latching Trasistion | $t_{\text {DQSS }}$ | 0.75 T | 1.25 T | 7.50 to 12.5 | 7.80 to 13.0 |  |

*CL = CAS latency
In case of DDR_SDRAM, CL number counting method is defferent with SDR_SDRAM.
Memory controller CL number $=($ DDR_SDRAM's CL Number $)-1$
Note: The internal bus cycle is $\mathrm{T}=10 \mathrm{~ns}$ minimum value when the guaranteed temperature is 0 to 70 degree.
The internal bus cycle is $\mathrm{T}=13.3$ ns minimum value when the guaranteed temperature is -20 to 85 degree.

Measuring Condition
Connection

1. DVCC3IO $\times 0.7 \leq$ SELDVCCM $\leq$ DVCC 3 IO
2. DVCC 3 IO $\times 0.7 \leq$ SELMEMC $\leq$ DVCC3IO
3. DMCCLKIN pin connect to DMCDCLKP

Software configuration

1. PMCDRV<DRV_MEM1:0> $=0 y 11$ (Full Drive)
2. dmc_user_config_5 = 0x0000_0058

Loaded capacitance
DMCDCLKP pin and DMCDCLKN pin: $\mathrm{CL}=15 \mathrm{pF}$
Others: $\mathrm{CL}=25 \mathrm{pF}$
(1) DDR SDRAM read timing
( 2 -word read mode, Memory's CAS latency $=3$
Memory controller's CAS latency $=2$ )

(2) DDR SDRAM write timing (2-word write mode)


### 4.3.3 Mobile SDR SDRAM Controller AC Electrical Characteristics

AC measurement conditions

- The letter "T" used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\mathrm{HCLK}}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\text {FCLK }}$ ).
$\bullet$ Output level: High $=0.7 \times$ DVCCM, Low $=0.3 \times$ DVCCM
- Input level: $\mathrm{High}=0.9 \times$ DVCCM, Low $=0.1 \times$ DVCCM

Note: The "Equation" column in the table shows the specifications under the conditions DVCCM $=1.7 \mathrm{~V}$ to 1.9 V and DVCC1A $=$ DVCC1B $=$ DVCC1C $=1.4$ to 1.6 V .

| No. | Parameter | Symbol | Equation |  | 100 MHz | 96 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |
| 1 | CLK cycle time Note) | $\mathrm{t}_{\text {CK }}$ | T |  | 10 | 10.4 |  |
| 2 | DMCSCLK high level width | $\mathrm{t}_{\mathrm{CH}}$ | 0.5T-1.5 |  | 3.5 | 3.7 |  |
| 3 | DMCSCLK low level width | $\mathrm{t}_{\mathrm{CL}}$ | 0.5T-1.5 |  | 3.5 | 3.7 |  |
| 4 | Access time from $\operatorname{CLK}\left(\mathrm{CL}^{*}=2\right)$ | $\mathrm{t}_{\text {AC }}$ |  | T-4.0 | 6.0 | 6.4 |  |
| 5 | Data hold time from internal read | thR | 2.0 |  | 2.0 | 2.0 |  |
| 6 | Data setup time | $t_{\text {DS }}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 7 | Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 0.5T-4.0 |  | - | - |  |
| 8 | Address setup time | $\mathrm{t}_{\text {AS }}$ | 0.5T-3.0 |  | 1.0 | 1.2 |  |
| 9 | Address hold time | $\mathrm{t}_{\mathrm{AH}}$ | 0.5T-4.0 |  | - | - |  |
| 10 | CKE setup time | $\mathrm{t}_{\mathrm{CKS}}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 11 | Command setup time | $\mathrm{t}_{\text {CMS }}$ | 0.5T-3.0 |  | 1.0 | 1.2 |  |
| 12 | Command hold time | $\mathrm{t}_{\mathrm{CMH}}$ | 0.5T-4.0 |  | - | - |  |

*CL = CAS latency

## Measuring Condition

Connection

1. DVSSCOMx $\leq$ SELDVCCM $\leq$ DVCC 3 IO $\times 0.3$
2. $\operatorname{DVSSCOM} \mathrm{x} \leq$ SELMEMC $\leq$ DVCC $310 \times 0.3$
3. DMCCLKIN pin connect to DVSSCOMx

Software configuration

1. PMCDRV<DRV_MEM1:0> $=0 y 11$ (Full Drive)
2. dmc_user_config_3 $=0 \times 0000$ _0001 ( 32 bit bus width memory) dmc_user_config_3 $=0 \times 0000 \_0000$ ( 16 bit bus width memory)
Loaded capacitance
DMCSCLK pin: $\mathrm{CL}=15 \mathrm{pF}$
Others: $\mathrm{CL}=25 \mathrm{pF}$

Note: The internal bus cycle is $\mathrm{T}=10 \mathrm{~ns}$ minimum value when the guaranteed temperature is 0 to 70 degree. The internal bus cycle is $\mathrm{T}=13.3 \mathrm{~ns}$ minimum value when the guaranteed temperature is -20 to 85 degree.

### 4.3.4 SDR SDRAM Controller Electrical Characteristics

AC measurement conditions

- The letter " T " used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\mathrm{HCLK}}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\text {FCLK }}$ ).
- Output level: High $=0.7 \times$ DVCCM, Low $=0.3 \times$ DVCCM
$\bullet$ Input level: $\mathrm{High}=0.9 \times$ DVCCM, Low $=0.1 \times$ DVCCM
Note: The "Equation" column in the table shows the specifications under the conditions DVCCM $=3.0 \mathrm{~V}$ to 3.6 V and DVCC1A $=$ DVCC1B $=$ DVCC1C $=1.4$ to 1.6 V .

| No. | Parameter | Symbol | Equation |  | 100 MHz | 96 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |
| 1 | CLK cycle time Note) | $\mathrm{t}_{\text {CK }}$ | T |  | 10 | 10.4 |  |
| 2 | DMCSCLK high level width | $\mathrm{t}_{\mathrm{CH}}$ | 0.5T-1.5 |  | 3.5 | 3.7 |  |
| 3 | DMCSCLK low level width | $\mathrm{t}_{\mathrm{CL}}$ | 0.5T-1.5 |  | 3.5 | 3.7 |  |
| 4 | Access time from CLK(CL* $=2$ ) | $\mathrm{t}_{\mathrm{AC}}$ |  | T-4.0 | 6.0 | 6.4 |  |
| 5 | Data hold time from internal read | $\mathrm{t}_{\mathrm{HR}}$ | 2.0 |  | 2.0 | 2.0 |  |
| 6 | Data set-up time | $t_{\text {DS }}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 7 | Data hold time | $t_{\text {DH }}$ | 0.5T-4.0 |  | 1.0 | 1.2 |  |
| 8 | Address set-up time | $\mathrm{t}_{\mathrm{AS}}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 9 | Address hold time | $\mathrm{t}_{\mathrm{AH}}$ | 0.5T-4.0 |  | 1.0 | 1.2 |  |
| 10 | CKE set-up time | $\mathrm{t}_{\mathrm{CKS}}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 11 | Command set-up time | $\mathrm{t}_{\mathrm{CMS}}$ | 0.5T-3.0 |  | 2.0 | 2.2 |  |
| 12 | Command hold time | $\mathrm{t}_{\mathrm{CMH}}$ | 0.5T-4.0 |  | 1.0 | 1.2 |  |

*CL = CAS latency

## Measuring condition

## Connection

1. DVCC3IO $\times 0.7 \leq$ SELDVCCM $\leq$ DVCC3IO
2. DVSSCOMx $\leq$ SELMEMC $\leq$ DVCC 3 IO $\times 0.3$
3. DMCCLKIN pin connect to DVSSCOMx

Software configuration

1. PMCDRV<DRV_MEM1:0> $=0 y 11$ (Full Drive)
2. dmc_user_config_3 = 0x0000_0001 (32bit bus width memory) dmc_user_config_3 = 0x0000_0000 (16bit bus width memory)
Loaded capacitance
DMCSCLK pin: $\mathrm{CL}=15 \mathrm{pF}$
Others: $\mathrm{CL}=25 \mathrm{pF}$

Note: The internal bus cycle is $\mathrm{T}=10 \mathrm{~ns}$ minimum value when the guaranteed temperature is 0 to 70 degree. The internal bus cycle is $\mathrm{T}=13.3 \mathrm{~ns}$ minimum value when the guaranteed temperature is -20 to 85 degree.
(1) SDRAM read timing (CAS latency $=2$ )


(3) SDRAM burst read timing (burst cycle start, CAS latency $=2$ )

(4) SDRAM burst read timing (burst timing end)

(5) SDRAM initialization timing

(6) SDRAM refresh timing

(7) SDRAM self-refresh timing


### 4.3.5 NAND Flash Controller AC Electrical Characteristics

## AC measurement conditions

- The letter " $T$ " used in the equations in the table represents the period of internal bus frequency ( $f_{\text {HCLK }}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\mathrm{FCLK}}$ ).
$\bullet$ Output level: High $=0.7 \times$ DVCC3IO, Low $=0.3 \times$ DVCC3IO
$\bullet$ Input level: High $=0.9 \times$ DVCC3IO, Low $=0.1 \times$ DVCC3IO
Note 1: The "Equation" column in the table shows the specifications under the conditions DVCC3IO = 3.0 to 3.6 V and DVCC1A $=$ DVCC1B $=$ DVCC1C $=1.4$ to 1.6 V .
Note 2: The letter " $n$ " in the equations represents the value set in NDFMCR2<SPLR[2:0]>, the letter " $m$ " the value set in NDFMCR2<SPHR[2:0]>, the letter "k" the value in NDFMCR2<SPLW[2:0]>, and the letter "l" the value in NDFMCR2<SPHW[2:0]>. Care should be taken not to use values that produce negative results.

| No. | Symbol | Parameter | Equation |  | $\begin{array}{\|c\|} \hline 100 \mathrm{MHz} \\ (\mathrm{n}=3) \\ (\mathrm{m}=3) \\ (\mathrm{k}=3) \\ (\mathrm{l}=3) \\ \hline \end{array}$ | 96 MHz <br> $(\mathrm{n}=3)$ <br> $(\mathrm{m}=3)$ <br> $(\mathrm{k}=3)$ <br> $(\mathrm{l}=3)$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |
| 1-1 | $\mathrm{t}_{\mathrm{RC}}$ | Read access cycle | $(\mathrm{n}+\mathrm{m}) \mathrm{T}$ |  | 60.0 | 62.5 | ns |
| 1-2 | $t_{\text {wc }}$ | Write access cycle | $(k+1) T$ |  | 60.0 | 62.5 |  |
| 2 | $\mathrm{t}_{\mathrm{RP}}$ | NDREn low level pulse width | (n) T-10.0 |  | 20.0 | 21.2 |  |
| 3 | $\mathrm{t}_{\mathrm{RHP}}$ | NDREn high level pulse width | (m) T -10.0 |  | 20.0 | 21.2 |  |
| 4 | $t_{\text {REA }}$ | NDREn data access time |  | (n) T-14 | 16.0 | 17.2 |  |
| 5 | $\mathrm{t}_{\mathrm{OH}}$ | Read data hold time | 0 |  | 0 | 0 |  |
| 6 | twp | NDWEn low level pulse width | (k) T -10.0 |  | 20.0 | 21.2 |  |
| 7 | $t_{\text {WHP }}$ | NDWEn high level pulse width | (l) T-10.0 |  | 20.0 | 21.2 |  |
| 8 | $\mathrm{t}_{\mathrm{DS}}$ | Write data setup time | (k) T-10.0 |  | 20.0 | 21.2 |  |
| 9 | $\mathrm{t}_{\mathrm{DH}}$ | Write data hold time | (I) T-10.0 |  | 20.0 | 21.2 |  |



AC measurement conditions $C L=40 \mathrm{pF}$

### 4.3.6 LCD Controller

## AC measurement conditions

- The letter "T" used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\mathrm{HCLK}}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\mathrm{FCLK}}$ ).
$\bullet$ Output level: High = $0.7 \times$ DVCC3LCD, Low $=0.3 \times$ DVCC3LCD

Note: The "Equation" column in the table shows the specifications under the conditions DVCC3LCD $=1.8$ to 3.6 V and DVCC1A $=\mathrm{DVCC} 1 \mathrm{~B}=\mathrm{DVCC} 1 \mathrm{C}=1.4$ to 1.6 V .

| Parameter | Symbol | Equation |  | $\begin{gathered} 100 \mathrm{MHz} \\ (\mathrm{n}=3) \end{gathered}$ | $\begin{gathered} 96 \mathrm{MHz} \\ (\mathrm{n}=3) \end{gathered}$ | $\begin{gathered} 48 \mathrm{MHz} \\ (\mathrm{n}=2) \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| LCLCP clock period (nT) | tcw | 30 |  | 30.0 | 31.25 | 41.6 | ns |
| LCLCP high level pulse width (including phase reversal) | ${ }^{\text {tcwn }}$ | $\begin{gathered} \text { When } n=\text { even } \\ (n T / 2)-5.0 \\ \text { When } n=\text { odd } \\ ((n-1) T / 2)-5.0 \end{gathered}$ |  | 5.0 | 5.4 | 15.8 |  |
| LCLCP low level pulse width (including phase reversal) | ${ }_{\text {t }}$ WL | $\begin{gathered} \text { When } \mathrm{n}=\text { even } \\ (\mathrm{nT} / 2)-5 \\ \text { When } \mathrm{n}=\text { odd } \\ ((\mathrm{n}+1) \mathrm{T} / 2)-5 \end{gathered}$ |  | 15.0 | 15.8 | 15.8 |  |
| Data valid to LCLCP fall (including phase reversal) | ${ }_{\text {t }}$ SU | $\begin{gathered} \hline \text { When } n=\text { even } \\ (n T / 2)-6.0 \\ \text { When } n=\text { odd } \\ ((n-1) T / 2)-6.0 \end{gathered}$ |  | 4.0 | 4.4 | 14.8 |  |
| LCLCP fall to data hold (including phase reversal) | ${ }_{\text {t }}{ }^{\text {HD }}$ | $\begin{gathered} \text { When } \mathrm{n}=\text { even } \\ (\mathrm{nT} / 2)-6.0 \\ \text { When } \mathrm{n}=\text { odd } \\ ((\mathrm{n}+1) \mathrm{T} / 2)-6.0 \end{gathered}$ |  | 14.0 | 14.8 | 14.8 |  |



## AC measurement conditions

- $\mathrm{CL}=20 \mathrm{pF}$

Note: The letter "n" in the equations represents the value set in LCDTiming2<PCD_HI><PCD_LO> plus two. The following limitations apply to the " $n$ " value depending on operating frequency.

Example 1: When $\mathrm{f}_{\text {HCLK }}=100 \mathrm{MHz}$, LCDTiming2<PCD_HI><PCD_LO> $\geq 1(\mathrm{n} \geq 3)$.
Example 2: When $f_{\text {HCLK }}=48 \mathrm{MHz}$, LCDTiming2<PCD_HI><PCD_LO $>\geq 0(n \geq 2)$.

### 4.3.7 SSP Controller

## AC measurement conditions

- The letter "T" used in the equations in the table represents the period of internal bus frequency (fpcLk), which is one-half of the CPU clock ( $\mathrm{f}_{\text {FCLK }}$ ).
The internal bus cycle is $T=10 \mathrm{~ns}$ minimum value when the guaranteed temperature is 0 to 70 degree.
The internal bus cycle is $\mathrm{T}=13.3$ ns minimum value when the guaranteed temperature is -20 to 85 degree.
- Output level: High $=0.7 \times$ DVC3IOM, Low $=0.3 \times$ DVCC3IO
- Input level: High $=0.9 \times$ DVCC3IO, Low $=0.1 \times$ DVCC3IO

Note: The "Equation" column in the table shows the specifications under the conditions $\mathrm{DVCC3IO}=3.0$ to 3.6 V and DVCC1A = DVCC1B = DVCC1C $=1.4$ to 1.6 V .

| Parameter | Symbol | Equation |  | $\begin{gathered} \text { PCLK } \\ 100 \mathrm{MHz} \\ (\mathrm{~m}=6 \\ \mathrm{n}=12) \end{gathered}$ | $\begin{gathered} \text { PCLK } \\ 96 \mathrm{MHz} \\ (\mathrm{~m}=6 \\ \mathrm{n}=12) \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |
| SPxCLK Period (Master) | $\mathrm{T}_{\mathrm{m}}$ | $(m) \top$ However more than 50 ns |  | 60.0 | 62.5 |  |
| SPxCLK Period (Slave) | $\mathrm{T}_{\text {s }}$ | (n) ${ }^{\text {T }}$ |  | 120.0 | 125.0 |  |
| SPxCLK rise up time | $\mathrm{tr}_{\mathrm{r}}$ |  | 10.0 | 10.0 | 10.0 |  |
| SPxCLK fall down time | $\mathrm{t}_{\mathrm{f}}$ |  | 10.0 | 10.0 | 10.0 |  |
| Master mode: SPxCLK low level pulse width | twLm | (m) T / 2-7.0 |  | 23.0 | 24.3 |  |
| Master mode: SPxCLK high level pulse width | twhm | (m) $\mathrm{T} / 2-7.0$ |  | 23.0 | 24.3 |  |
| Slave mode: SPxCLK low level pulse width | twLs | (n) $\mathrm{T} / 2-7.0$ |  | 53.0 | 55.5 |  |
| Slave mode: SPxCLK high level pulse width | twhs | (n) $\mathrm{T} / 2-7.0$ |  | 53.0 | 55.5 |  |
| Master Mode: <br> SPxCLK rise/fall to output data valid | todsm |  | 15.0 | 15.0 | 15.0 |  |
| Master Mode: <br> SPxCLK rise/fall to output data hold | todim | (m) $\mathrm{T} / 2-10$ |  | 20.0 | 21.3 |  |
| Master Mode: <br> SPxCLK rise/fall to input data valid delay time | $\mathrm{t}_{\text {IDSM }}$ |  | (m)T /2-20 | 10.0 | 11.2 | ns |
| Master Mode: <br> SPxCLK rise/fall to input data hold | $t_{\text {IDHM }}$ | 5.0 |  | 5.0 | 5.0 |  |
| Master Mode: SPxFSS valid to SPxCLK rise/fall | tofsm | (m) T-10 | (m) $\mathrm{T}+10$ | 50~70 | 52.5~72.5 |  |
| Slave mode: SPxCLK rise/fall to output data valid delay time | todss |  | (3T) +25 | 55.0 | 56.3 |  |
| Slave mode: <br> SPxCLK rise/fall to output data hold | todus <br> Note1) | ( n T $\mathrm{T} / 2+(2 \mathrm{~T})$ |  | 80.0 | 83.3 |  |
| Slave mode: SPxCLK rise/fall to input data valid delay time | tidss |  | $\begin{gathered} \hline \mathrm{n}) \mathrm{T} / 2+(3 \mathrm{~T}) \\ -10.0 \\ \hline \end{gathered}$ | 80.0 | 83.8 |  |
| Slave mode: <br> SPxCLK rise/fall to input data hold | tidus | (3T) +10 |  | 40.0 | 41.3 |  |
| Slave mode: SPxFSS valid to SPxCLK rise/fall | tofss | ( n ) ${ }^{\text {T }}$ |  | 120 | 125 |  |

Note1: Baud rate Clock is set under below condition

## Master mode

$m=(<$ CPSDVSR $>\times(1 \pm<$ SCR $>))=\mathrm{f}_{\text {PCLK }} /$ SP $x C L K$
<CPSDVR> is set only even number and " m " must set during $65204 \geq \mathrm{m} \geq 2$

## Slave Mode

$$
\mathrm{n}=\mathrm{f}_{\text {PCLK }} / \operatorname{SPxCLK} \quad(65204 \geq \mathrm{n} \geq 12)
$$

## $A C$ measurement conditions:

Load capacitance CL=25 pF

- SSP SPI mode (Master)
${ }^{*} \mathrm{f}_{\text {PCLK }} \geq 2 \times$ SPxCLK (max)
* $\mathrm{f}_{\text {PCLK }} \geq 65204 \times$ SPxCLK (min)
(1) Master $\mathrm{SSP} \times \mathrm{CR} 0<\mathrm{SPH}>=0$ (Data is latched on the first edge.)

SPxCLK output (Master) (SSPxCR0<SPO> = 0)

SPxCLK output (Master) (SSPxCRO<SPO> = 1)

SPxDO output

SPxDI input

SPxFSS output


- SSP SPI mode (Master)
(2) Master SSPxCR0<SPH> = 1 (Data is latche latched on the second edge.)

- SSP SPI mode (Slave)
${ }_{*} \mathrm{f}_{\text {PCLK }} \geq 12 \times$ SPxCLK (max)
* $\mathrm{f}_{\text {PCLK }} \geq 65204 \times$ SPxCLK (min)
(3) Slave SSPxCR0<SPH> $=0$ (Data is latched on the first edge.)

SPxCLK input (SSPxCRO<SPO> = 0)

SPxCLK input (SSPxCRO<SPO> = 1)

SPXDI input

SPxDO output

SPxFSS input


- SSP SPI mode (Slave)
(4) Slave SSPxCRO<SPH> = 1 (Data is latched on the second edge.)

SPxCLK input $(S S P \times C R 0<S P O>=1)$

SPxCLK input $(S S P x C R 0<S P O>=0)$

SPXDI input

SPxDO output

SPxFSS input


### 4.3.8 $\quad \mathrm{I}^{2} \mathrm{~S}$

## AC measurement conditions

- The letter "T" used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\text {PCLK }}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\text {FCLK }}$ ). $\mathrm{f}_{\text {PCLK }} \geq 16 \times \mathrm{I} 2 \mathrm{SxSCLK}$.
- The letter "t" used in the equations in the table represents the period of frequency (fosch).
- Output level: High $=0.7 \times$ DVCC3I2S, Low $=0.3 \times$ DVCC3I2S
- Input level: High $=0.9 \times$ DVCC3I2S, Low $=0.1 \times$ DVCC3I2S

Note: The "Equation" column in the table shows the specifications under the conditions DVCC3I2S = 1.8 to 3.6 V and $D V C C 1 A=D V C C 1 B=D V C C 1 C=1.4$ to 1.6 V . In slave mode, the stabilization time is required after I2SxCLK input.

| Parameter |  | Symbol | Equation |  | 100MHz | 96 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |
| I2SSCLK Input |  |  | $\mathrm{f}_{\mathrm{sc}}$ |  | 24.576 | 24.576 | 24.576 | MHz |
| I2SMCLK Out | Use I2SSCLK | $\mathrm{f}_{\mathrm{MC}}$ | $\mathrm{f}_{\mathrm{Sc}} / 4$ | 6.144~24.576 | 6.144~24.576 | 6.144~24.576 |  |  |
|  | Use fosch | $\mathrm{f}_{\mathrm{MC}}$ | t/4 | 25 | 24 | 24 |  |  |
| I2SSCLK rise time |  | $\mathrm{t}_{\mathrm{r}}$ | - | 5 | 5 | 5 | ns |  |
| I2SSCLK fall time |  | $\mathrm{t}_{\mathrm{f}}$ | - | 5 | 5 | 5 |  |  |
| I2SxMCLK high level pulse width |  | $\mathrm{t}_{\text {wм }}$ | 10 | - | 10 | 10 |  |  |
| I2SxMCLK low level pulse width |  | $\mathrm{t}_{\text {WML }}$ | 10 | - | 10 | 10 |  |  |
| I2SxCLK clock output period |  | $\mathrm{f}_{\text {SCKM }}$ | 333 | - | 333 | 333 |  |  |
| I2SxCLK clock input period |  | $\mathrm{f}_{\text {SCKS }}$ | 160 | - | 160 | 160 |  |  |
| I2SxCLK high level pulse width |  | $\mathrm{t}_{\mathrm{wH}}$ | $0.45 \mathrm{f}_{\text {Sckm }}$ | - | 149 | 149 |  |  |
| I2SxCLK low level pulse width |  | $\mathrm{t}_{\mathrm{WL}}$ | $0.45 \mathrm{f}_{\text {Sскм }}$ | - | 149 | 149 |  |  |
| Master mode: I2S1DATO, I2SxWS hold time |  | $\mathrm{t}_{\text {Htrm }}$ | $0.5 \mathrm{f}_{\text {Sскм }}+2 \mathrm{~T}$ | - | 186 | 187 |  |  |
| Master mode: I2S1DATO, I2SxWS delay time |  | $t_{\text {DTRM }}$ | - | $0.5 \mathrm{f}_{\text {SCKM }}+3 \mathrm{~T}+10$ | 206 | 207 |  |  |
| Master mode: I2SODATI setup time |  | $\mathrm{t}_{\text {SRM }}$ | 10.0 | - | 10 | 10 |  |  |
| Master mode: I2SODATI hold time |  | $t_{\text {HRM }}$ | $0.2 \mathrm{f}_{\text {SCKM }}$ | - | 66 | 66 |  |  |
| Master mode: I2SSCLK, I2SxMCLK delay time |  | $t_{\text {DLYo }}$ | - | 20.0 | 20 | 20 |  |  |
| Master mode: <br> I2SxMCLK, I2SxSCLK delay time |  | $t_{\text {DLY } 1}$ | - | 10.0 | 10 | 10 |  |  |
| Slave mode: I2S1DATO, I2SxWS hold time |  | $\mathrm{t}_{\text {HTRS }}$ | $0.5 \mathrm{f}_{\text {SCKS }}+2 \mathrm{~T}$ | - | 100 | 100 |  |  |
| Slave mode: I2S1DATO, I2SxWS delay time |  | $\mathrm{t}_{\text {DTRS }}$ | - | $0.8 \mathrm{f}_{\text {SCKS }}+3 \mathrm{~T}+20$ | 178 | 179 |  |  |
| Slave mode: I2SODATI setup time |  | $\mathrm{t}_{\text {SRS }}$ | 10.0 | - | 10 | 10 |  |  |
| Slave mode I2SODATI hold time |  | $\mathrm{t}_{\text {HRS }}$ | $0.2 \mathrm{f}_{\text {SCKs }}$ | - | 32 | 32 |  |  |

AC measurement conditions: Load capacitance $C L=25 \mathrm{pF}$
(1) $\mathrm{I}^{2} \mathrm{~S}$ master mode

I2SSCLK input

I2SxMCLK output

I2SxSCLK output

I2SODATI input

I2S1DATO output
I2SxWS output

(2) $I^{2} S$ slave mode

I2SxSCLK input

I2SODATI input I2SxWS input

I2S1DATO output


### 4.3.9 CMOS Sensor I/F

## AC measurement conditions

-The letter " T " used in the equations in the table represents the period of internal bus frequency ( $\mathrm{f}_{\mathrm{HCLK}}$ ), which is one-half of the CPU clock ( $\mathrm{f}_{\text {FCLK }}$ ).

- Output level: High $=0.7 \times$ DVCC3LCD, Low $=0.3 \times$ DVCC3LCD
$\bullet$ Input level: High $=0.9 \times$ DVCC3LCD, Low $=0.1 \times$ DVCC3LCD
Note: The "Equation" column in the table shows the specifications under the conditions DVCC3LCD $=1.8$ to 3.6 V and DVCC1A $=$ DVCC1B $=\mathrm{DVCC} 1 \mathrm{C}=1.4$ to 1.6 V .

| Parameter | Symbol | Equation |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| CMSPCK input frequency * | $\mathrm{f}_{\text {PCK }}$ | 2.0 | 35.0 | MHz |
| CMSPCK input rise time | $\mathrm{tr}_{\mathrm{r}}$ |  | 5.0 | ns |
| CMSPCK input fall time | $t_{f}$ |  | 5.0 |  |
| CMSPCK low level pulse width | $\mathrm{t}_{\mathrm{CWL}}$ | 10.0 |  |  |
| CMSPCK high level pulse width | $\mathrm{t}_{\text {cWH }}$ | 10.0 |  |  |
| CMSD[7:0] input data valid to CMSPCK rise | $t_{\text {ds }}$ | 5.0 |  |  |
| CMSPCK rise to CMSD[7:0] input data hold | $\mathrm{t}_{\mathrm{DH}}$ | 5.0 |  |  |
| CMSHBK, CMSVSY input to CMSPCK rise | $\mathrm{tcs}^{\text {d }}$ | 5.0 |  |  |
| CMSPCK rise to CMSHBK, CMSVSY hold | ${ }^{\text {t }} \mathrm{CH}$ | 0 |  |  |

## AC measurement conditions:

- The CMSPCK input frequency must be one-half or less of the frequency of the internal system clock (f $\mathrm{f}_{\text {нськ) }}$ ).



### 4.4 AD Conversion Characteristics

Note: "Caltulation" of following table is effective in a range of $\mathrm{AVCC} 3 \mathrm{AD}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{DVCC} 1 \mathrm{~A}=\mathrm{DVCC} 1 \mathrm{~B}=$ DVCC1C $=1.4$ to 1.6 V .

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog reference voltage (+) | VREFH |  | AVCC3AD | AVCC3AD | AVCC3AD | V |
| Analog reference voltage (-) | VREFL |  | DVSSCOMn | DVSSCOMn | DVSSCOMn |  |
| AD converter power supply voltage | AVCC3AD |  | 3.0 | 3.3 | 3.6 |  |
| AD converter GND | AVSS |  | DVSSCOMn | DVSSCOMn | DVSSCOMn |  |
| Analog input voltage | AVIN |  | VREFL |  | VREFH |  |
| Analog reference voltage | IREFON | <VREFON> = 1 |  | 2.1 | 3.5 | mA |
| Power supply current | IREFOFF | <VREFON> $=0$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Full Scale Error | EFULL |  |  | +1 | -1 to +4 | LSB |
| Offset Error | EOFF |  |  | -3 | -4 to +1 | LSB |
| Differential Error | EDNL |  |  | -1 to +2 | $\pm 2$ | LSB |
| Integral Error | EINL |  |  | -2 to +3 | $\pm 3$ | LSB |

Note 1: Error = ("conversion result" - "theoretical value") 1 LSB $=($ VREFH - VREFL)/1024[V]

Note 2: The quantization error does not include.
Note 3: Minimum operating frequency
The minimum operating clock and maximum operating clock (ADCLK) of the AD converter is 3 MHz and 33 MHz , respectively. ( $3 \mathrm{MHz} \leq$ ADCLK $\leq 33 \mathrm{MHz}$ )
Minimum conversion time is $1.39 \mu \mathrm{~s}$ at 33 MHz , and maximum conversion time is $15.3 \mu \mathrm{~s}$ at 3 MHz .

### 4.5 USB Host Controller

$\mathrm{AVCC} 3 \mathrm{H}=3.3 \pm 0.3 \mathrm{~V} / \mathrm{f}$ USB $=48 \mathrm{MHz}$

| Parameter | Symbol | Min | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HDP, HDM rising time | $t_{R}$ | 4 | 20 | nS | Full Speed |
| HDP, HDM falling time | $\mathrm{t}_{\mathrm{F}}$ | 4 | 20 |  | Full Speed |
| Differential Common mode range | VDI | 0.2 |  | V | $\mid$ (HDP) -(HDM) \| |
| Output signal crossover voltage | $\mathrm{V}_{\text {CRS }}$ | 1.3 | 2.0 |  | V |

AC measurement conditions:
<Full Speed>


HDP, HDM


### 4.6 Recommended Oscillation Circuit

The TMPA900CM is evaluated by using the resonators shown below. Please use this information when selecting the resonator to be used.

Note: The total load capacitance of the oscillation pins is the sum of the external (or internal) load capacitances C1and C2 and the stray capacitance on the circuit board. Even if the recommended C1 and C2 constants are used, the total load capacitance may vary with each board. In board design, the patterns around the oscillation circuit must be as short as possible. We also recommend that oscillation evaluations be performed on the actual board to be used.
(1) Connection example


Connection diagram of high-frequency oscillator


Connection diagram of low-frequency oscillator
(2) Recommended ceramic resonator: KYOCERA KINSEKI Corporation

The table below shows the recommended circuit constants for the high-frequency oscillation circuit.

| MCU | Oscillation frequency [MHZ] | Type | Recommended resonator | Recommended constants |  |  |  | Recommended operating conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \mathrm{C} 1 \\ {[\mathrm{pF}]} \end{gathered}$ | $\begin{gathered} \mathrm{C} 2 \\ {[\mathrm{pF}]} \end{gathered}$ | Rd <br> [ $\Omega$ | Rf <br> $[\Omega]$ | Power supply voltage range [V] | Temperature range $\left[{ }^{\circ} \mathrm{C}\right]$ |
| TMPA900CMXBG | 27.000 | SMD | CX2520SB27000B0HLQZ1 | 6 | 6 | 0 | 0 | 1.4 to 1.6 | 20 to 85 |
|  | 24.000 | SMD | CX2520SB24000C0HLQZ1 | 7 | 7 |  |  |  |  |

Note 1: Constants C1 and C2 indicates values for the built-in load capacitance type.
Note 2: The part numbers and specifications of Kyocera's products are updated as occasion requires. For details, please check the website of Murata. http://global.kyocera.com/
Note 3: When the ceramic resonator is used for high-frequency oscillator circuit, USB device and host controller requires using the clock in high precision. In this case, the clock of X1USB pin should be used the clock precision is $24 \mathrm{MHz} \pm 100 \mathrm{ppm}$.
(3) Recommended crystal low-frequency resonator: KYOCERA KINSEKI Corporation The table below shows the recommended circuit constants of the low-frequency oscillation circuit.

| MCU | Oscillation frequency [kHz] | Recommended resonator | Recommended constants |  |  |  | Recommended operating conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{C} 1 \\ {[\mathrm{pF}]} \end{gathered}$ | $\begin{gathered} \mathrm{C} 2 \\ {[\mathrm{pF}]} \end{gathered}$ | Rd <br> [ $\Omega$ ] | Rf <br> [ $\Omega$ ] | Power supply voltage range [V] | Temperature range $\left[{ }^{\circ} \mathrm{C}\right.$ ] |
| TMPA900CMXBG | 32.768 | ST3215SB | 7 | 7 | 820 | Built-In | 3.0 to 3.6 | -20 to 85 |

Note: The part numbers and specifications of KYOCERA KINSEKI's products are updated as occasion requires. For details, please check the website of KYOCERA KINSEKI. http://global.kyocera.com/

## 5. Package Dimensions

Package name: P-FBGA289-1515-0.80AZ
Unit: mm


## RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.


[^0]:    Note: when no use the low frequency oscillator, the PC2 can not use as a general port.

[^1]:    ;***** Writing 512Byte Valid data *****
    Have the DMAC and INTC support the Autoload function of 512-byte write data. (Details are omitted.)
    (Including INTTC interrupt enable)
    NDFMCR1 $\quad \leftarrow 0 \times 0000 \_0302 \quad ;<$ SELALS $>=1$, Start Auto-Load
    $\qquad$
    — INTTC Interrupt Processing
    Program--

[^2]:    Writes to this register must be done before a start condition is generated or after a stop condition is generated. Writes cannot be performed during transfer.

[^3]:    Note: Do not set this register when it is already set.

[^4]:    * This product contains an SD host controller for controlling SD cards. To use the SD host controller, you need to join the SD Association. Please also note that a non-disclosure agreement must be signed with us before the detailed specifications of the SD host controller can be disclosed. For details, please contact your local Toshiba sales representative.

[^5]:    Note: Before setting the CMSCR register, be sure to set the CMSCV register.

[^6]:    Note: In the PCM mode, the OFD circuitry is not powered and is not operational. So stop the OFD operation

