
SLLS447B - OCTOBER 2000 - REVISED MAY 2003

- Designed for TIA/EIA-485, TIA/EIA-422, and ISO 8482 Applications
- Signaling Rates[†] up to 30 Mbps
- Propagation Delay Times <11 ns
- Low Standby Power Consumption
 1.5 mA Max
- Output ESD Protection Exceeds 13 kV


- Driver Positive- and Negative-Current Limiting
- Power-Up and Power-Down Glitch-Free for Live Insertion Applications
- Thermal Shutdown Protection
- Industry Standard Pin-Out, Compatible With SN75172, AM26LS31, DS96172, LTC486, and MAX3045

description


The SN65LBC172A and SN75LBC172A are quadruple differential line drivers with 3-state outputs, designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 applications.




logic diagram (positive logic)



20-DW PACKAGE (TOP VIEW)



logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.

†The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



SLLS447B - OCTOBER 2000 - REVISED MAY 2003

description (continued)

These devices are optimized for balanced multipoint bus transmission at signalling rates up to 30 million bits per second. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

Each driver features current limiting and thermal-shutdown circuitry making it suitable for high-speed mulitpoint data transmission applications in noisy environments. These devices are designed using LinBiCMOS™, facilitating low power consumption and robustness.

The G and \overline{G} inputs provide driver enable control using either positive or negative logic. When disabled or powered off, the driver outputs present a high-impedance to the bus for reduced system loading.

The SN75LBC172A is characterized for operation over the temperature range of 0°C to 70°C. The SN65LBC172A is characterized over the temperature range from –40°C to 85°C.

AVAILABLE OPTIONS

	PACKAGE						
TA	16-PIN PLASTIC SMALL OUTLINE [†] (JEDEC MS-013)	20-PIN PLASTIC SMALL OUTLINE† (JEDEC MS-013)	16-PIN PLASTIC THROUGH-HOLE (JEDEC MS-001)				
	SN75LBC172A16DW	SN75LBC172ADW	SN75LBC172AN				
0°C to 70°C	Marked as 75LBC172A						
-40°C to 85°C	SN65LBC172A16DW	SN65LBC172AN					
		Marked as 65LBC172A					

[†] Add R suffix for taped and reeled version.

FUNCTION TABLE (EACH DRIVER)


INPUT	ENABLES		OUTF	PUTS
Α	G	G	Y	Z
L	Н	Х	L	Н
L	Х	L	L	Н
Н	Н	Х	Н	L
Н	Х	L	Н	L
OPEN	Н	Х	Н	L
OPEN	Х	L	Н	L
Н	OPEN	Х	Н	L
L	OPEN	Х	L	Н
Х	L	Н	Z	Z
Х	Ĺ	OPEN	Z	Z


H = high level, L = low level, X = irrelevant,

Z = high impedance (off)



equivalent input and output schematic diagrams





absolute maximum ratings†

Supply voltage range, V _{CC} (see Note 1)		
Output voltage range, V _O , at any bus (steady state)		–10 V to 15 V
Output voltage range, VO, at any bus (transient pulse through 1	100 Ω , see Figure	8) –30 V to 30 V
Input voltage range, V _I , at any A, G, or \overline{G} terminal		0.5 V to V_{CC} + 0.5 V
Electrostatic discharge: Human body model (see Note 2)	Y, Z, and GND	13 kV
	All pins	5 kV
Charged-device model (see Note 3)	All pins	1 kV
Storage temperature range, T _{Stq}		65°C to 150°C
Continuous power dissipation		
Lead temperature 1,6 mm (1/16 inch) from case for 10 secon	nds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to GND.

- 2. Tested in accordance with JEDEC standard 22, Test Method A114-A.
- 3. Tested in accordance with JEDEC standard 22, Test Method C101.

DISSIPATION RATING TABLE

PACKAGE	JEDEC BOARD MODEL	T _A ≤ 25°C POWER RATING	DERATING FACTOR‡ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
46 DIN DW	Low K	1200 mW	9.6 mW/°C	769 mW	625 mW
16-PIN DW	High K	2240 mW	17.9 mW/°C	1434 mW	1165 mW
OO DIN DW	Low K	1483 mW	11.86 mW/°C	949 mW	771 mW
20-PIN DW	High K	2753 mW	22 mW/°C	1762 mW	1432 mW
16-PIN N	Low K	1150 mW	9.2 mW/°C	736 mW	598 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.



SLLS447B - OCTOBER 2000 - REVISED MAY 2003

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal	Y, Z	-7		12	V
High-level input voltage, VIH	A, G, G	2		VCC	
Low-level input voltage, V _{IL}	A, G, G	0		8.0	V
Output current		-60		60	mA
On another force should be a second or T	SN75LBC172A	0		70	00
Operating free-air temperature, T _A	SN65LBC172A	-40		85	°C

electrical characteristics over recommended operating conditions

	PARAMETER	TEST CON	DITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA		-1.5	-0.77		V
VO	Open-circuit output voltage	Y or Z, No load		0		VCC	V
		No load (open circuit)		3		VCC	
VOD(SS)	Steady-state differential output voltage magnitude [‡]	$R_L = 54 \Omega$, see Figure 1		1	1.6	2.5	٧
, ,	magnitude	With common-mode loa	ding, see Figure 2	1	1.6	2.5	
ΔV _{OD} (SS)	Change in steady-state differential output voltage between logic states	See Figure 1				0.1	V
V _{OC} (SS)	Steady-state common-mode output voltage	See Figure 3	2	2.4	2.8	V	
ΔVOC(SS)	Change in steady-state common-mode output voltage between logic states	See Figure 3		-0.02		0.02	V
lį	Input current	A, G, G		-50		50	μΑ
I _{OS}	Short-circuit output current	777. 407	VI = VCC	-200		200	mA
loz	High-impedance-state output current	$V_{TEST} = -7 \text{ V to } 12 \text{ V},$ See Figure 7	G at 0 V, G at V _{CC}	-50		50	
lO(OFF)	Output current with power off		VCC = 0 V	-10		10	μΑ
	0	$V_I = 0 \text{ V or } V_{CC}$	All drivers enabled			23	
lcc	Supply current	No load	All drivers disabled			1.5	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and 25°C .

[‡] The minimum V_{OD} may not fully comply with TIA/EIA-485-A at operating temperatures below 0°C. System designers should take the possibly of lower output signal into account in determining the maximum signal transmission distance.

SLLS447B - OCTOBER 2000 - REVISED MAY 2003

switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high level output		5.5	8	11	ns
tPHL	Propagation delay time, high-to-low level output		5.5	8	11	ns
t _r	Differential output voltage rise time		3	7.5	11	ns
tf	Differential output voltage fall time	$R_L = 54 \Omega$, $C_L = 50 pF$, see Figure 4	3	7.5	11	ns
t _{sk(p)}	Pulse skew tpLH - tpHL	See Figure 4		0.6	2	ns
t _{sk(o)}	Output skew [†]				2	ns
t _{sk(pp)}	Part-to-part skew [‡]				3	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output	See Figure 5			25	ns
^t PHZ	Propagation delay time, high-level-output-to-high impedance				25	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	See Figure 6			30	ns
t _{PLZ}	Propagation delay time, low-level-output-to-high impedance				20	ns

[†] Output skew $(t_{sk(0)})$ is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together. ‡ Part-to-part skew $(t_{sk(pp)})$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuit, V_{OD} Without Common-Mode Loading






Figure 2. Test Circuit, $V_{\mbox{\scriptsize OD}}$ With Common-Mode Loading



† PRR = 1 MHz, 50% duty cycle, t_r < 6 ns, t_f < 6 ns, Z_O = 50 Ω

Figure 3. V_{OC} Test Circuit

[‡] Includes probe and jig capacitance



 $^{^{\}dagger}$ PRR = 1 MHz, 50% duty cycle, t_{f} < 6 ns, t_{f} < 6 ns, Z_{O} = 50 Ω

[‡] Includes probe and jig capacitance





Figure 4. Output Switching Test Circuit and Waveforms

PARAMETER MEASUREMENT INFORMATION



[†] PRR = 1 MHz, 50% duty cycle, $t_{\rm f}$ < 6 ns, $t_{\rm f}$ < 6 ns, $Z_{\rm O}$ = 50 Ω

^{§ 3-}V if testing Y output, 0 V if testing Z output





Figure 5. Enable Timing Test Circuit and Waveforms, tpzH and tpHZ

[‡] Includes probe and jig capacitance

PARAMETER MEASUREMENT INFORMATION



 † PRR = 1 MHz, 50% duty cycle, $t_{\rm f}$ < 6 ns, $t_{\rm f}$ < 6 ns, $Z_{\rm O}$ = 50 Ω

^{§ 3-}V if testing Y output, 0 V if testing Z output




Figure 6. Enable Timing Test Circuit and Waveforms, tpzL and tpLZ

[‡] Includes probe and jig capacitance




Figure 7. Test Circuit, Short-Circuit Output Current








Figure 8. Test Circuit and Waveform, Transient Over-Voltage

TYPICAL CHARACTERISTICS









TYPICAL CHARACTERISTICS




Figure 13. Eye Pattern, Pseudorandom Data at 30 Mbps

APPLICATION INFORMATION




Figure 14. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface




SLLS447B - OCTOBER 2000 - REVISED MAY 2003

MECHANICAL DATA

DW (R-PDSO-G**)

16 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLLS447B - OCTOBER 2000 - REVISED MAY 2003

MECHANICAL DATA

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).





22-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LBC172A16DW	ACTIVE	SOIC	DW	16	40	None	CU NIPDAU	Level-1-220C-UNLIM
SN65LBC172A16DWR	ACTIVE	SOIC	DW	16	2000	None	CU NIPDAU	Level-1-220C-UNLIM
SN65LBC172ADW	ACTIVE	SOIC	DW	20	25	None	CU NIPDAU	Level-1-220C-UNLIM
SN65LBC172ADWR	ACTIVE	SOIC	DW	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
SN65LBC172AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75LBC172A16DW	ACTIVE	SOIC	DW	16	40	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LBC172A16DWR	ACTIVE	SOIC	DW	16	2000	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LBC172ADW	ACTIVE	SOIC	DW	20	25	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LBC172ADWR	ACTIVE	SOIC	DW	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LBC172AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not vet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated