Low Cost DC–500 MHz, 92 dB Logarithmic Amplifier

AD8307

FEATURES
Complete Multistage Logarithmic Amplifier
92 dB Dynamic Range: –75 dBm to +17 dBm to –90 dBm Using Matching Network
Single Supply of 2.7 V Min at 7.5 mA Typ
DC to 500 MHz Operation, ±1 dB Linearity
Slope of 25 mV/dB, Intercept of –84 dBm
Highly Stable Scaling over Temperature
Fully Differential DC-Coupled Signal Path
100 ns Power-Up Time, 150 µA Sleep Current

APPLICATIONS
Conversion of Signal Level to Decibel Form
Transmitter Antenna Power Measurement
Receiver Signal Strength Indication (RSSI)
Low Cost Radar and Sonar Signal Processing
Network and Spectrum Analyzers (to 120 dB)
Signal Level Determination Down to 20 Hz
True Decibel AC Mode for Multimeters

GENERAL DESCRIPTION
The AD8307 is the first logarithmic amplifier in an 8-lead (SOIC-8) package. It is a complete 500 MHz monolithic demodulating logarithmic amplifier based on the progressive compression (successive detection) technique, providing a dynamic range of 92 dB to ±3 dB law-conformance and 88 dB to a tight ±1 dB error bound at all frequencies up to 100 MHz. It is extremely stable and easy to use, requiring no significant external components. A single-supply voltage of 2.7 V to 5.5 V at 7.5 mA is needed, corresponding to an unprecedented power consumption of only 22.5 mW at 3 V. A fast-acting CMOS compatible control pin can disable the AD8307 to a standby current of under 150 µA.

Each of the cascaded amplifier/limiter cells has a small-signal gain of 14.3 dB, with a –3 dB bandwidth of 900 MHz. The input is fully differential and at a moderately high impedance (1.1 kΩ in parallel with about 1.4 pF). The AD8307 provides a basic dynamic range extending from approximately –75 dBm (where dBm refers to a 50 Ω source, that is, a sine amplitude of about ±56 µV) up to +17 dBm (a sine amplitude of ±2.2 V). A simple input-matching network can lower this range to –88 dBm to +3 dBm. The logarithmic linearity is typically within ±0.3 dB up to 100 MHz over the central portion of this range, and is degraded only slightly at 500 MHz. There is no minimum frequency limit; the AD8307 may be used at audio frequencies (20 Hz) or even lower.

The output is a voltage scaled 25 mV/dB, generated by a current of nominally 2 µA/dB through an internal 12.5 kΩ resistor. This voltage varies from 0.25 V at an input of –74 dBm (that is, the ac intercept is at –84 dBm, a 20 µV rms sine input), up to 2.5 V for an input of +16 dBm. This slope and intercept can be trimmed using external adjustments. Using a 2.7 V supply, the output scaling may be lowered, for example to 15 mV/dB, to permit utilization of the full dynamic range.

The AD8307 exhibits excellent supply insensitivity and temperature stability of the scaling parameters. The unique combination of low cost, small size, low power consumption, high accuracy and stability, very high dynamic range, and a frequency range encompassing audio through IF to UHF, makes this product useful in numerous applications requiring the reduction of a signal to its decibel equivalent.

The AD8307 operates over the industrial temperature range of –40°C to +85°C, and is available in 8-lead SOIC and PDIP packages.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.
## AD8307—SPECIFICATIONS

(V<sub>S</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> ≥ 1 MΩ, unless otherwise noted.)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>GENERAL CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Range (±1 dB Error)</td>
<td>Expressed in dBm re 50 Ω</td>
<td>−72</td>
<td>+16</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Logarithmic Conformance</td>
<td>f ≤ 100 MHz, Central 80 dB</td>
<td>±0.3</td>
<td>±1</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td>f = 500 MHz, Central 75 dB</td>
<td>±0.5</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Logarithmic Slope</td>
<td>Unadjusted&lt;sup&gt;1&lt;/sup&gt;</td>
<td>23</td>
<td>25</td>
<td>27</td>
<td>mV/dB</td>
</tr>
<tr>
<td>vs. Temperature</td>
<td>23</td>
<td>27</td>
<td></td>
<td></td>
<td>mV/dB</td>
</tr>
<tr>
<td>Logarithmic Intercept</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>µV</td>
</tr>
<tr>
<td>vs. Temperature</td>
<td>Sine Amplitude; Unadjusted&lt;sup&gt;2&lt;/sup&gt;</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Equivalent Sine Power in 50 Ω</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td></td>
<td>−87</td>
<td>−84</td>
<td>−77</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>−88</td>
<td></td>
<td>−76</td>
<td></td>
</tr>
<tr>
<td>Input Noise Spectral Density</td>
<td>Inputs Shorted</td>
<td>1.5</td>
<td></td>
<td></td>
<td>nV/√Hz</td>
</tr>
<tr>
<td>Operating Noise Floor</td>
<td>R&lt;sub&gt;SOURCE&lt;/sub&gt; = 50 Ω/2</td>
<td>−78</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Output Resistance</td>
<td>Pin 4 to Ground</td>
<td>10</td>
<td>12.5</td>
<td>15</td>
<td>kΩ</td>
</tr>
<tr>
<td>Internal Load Capacitance</td>
<td>Small Signal, 10%–90%, 0 mV–100 mV, C&lt;sub&gt;L&lt;/sub&gt; = 2 pF</td>
<td>3.5</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td></td>
<td>Large Signal, 10%–90%, 0 V–2.4 V, C&lt;sub&gt;L&lt;/sub&gt; = 2 pF</td>
<td>500</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Response Time</td>
<td></td>
<td>400</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>500</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>Hz</td>
</tr>
<tr>
<td>Upper Usable Frequency&lt;sup&gt;3&lt;/sup&gt;</td>
<td>Input AC-Coupled</td>
<td>500</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Lower Usable Frequency</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>AMPLIFIER CELL CHARACTERISTICS</strong></td>
<td></td>
<td>−3 dB</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Cell Gain</td>
<td></td>
<td>900</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>14.3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>INPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Common-Mode Voltage</td>
<td>Inputs AC-Coupled</td>
<td>3.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Common-Mode Range</td>
<td>Either Input (Small Signal)</td>
<td>−0.3</td>
<td>1.6</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; − 1</td>
<td>V</td>
</tr>
<tr>
<td>DC Input Offset Voltage&lt;sup&gt;4&lt;/sup&gt;</td>
<td>R&lt;sub&gt;SOURCE&lt;/sub&gt; ≤ 50 Ω</td>
<td>50</td>
<td>500</td>
<td></td>
<td>µV</td>
</tr>
<tr>
<td></td>
<td>Drift</td>
<td>0.8</td>
<td></td>
<td></td>
<td>µV/°C</td>
</tr>
<tr>
<td>Incremental Input Resistance</td>
<td>Differential</td>
<td>1.1</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>Either Pin to Ground</td>
<td>1.4</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>Bias Current</td>
<td>Either Input</td>
<td>10</td>
<td>25</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td><strong>POWER INTERFACES</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>V&lt;sub&gt;ENB&lt;/sub&gt; ≥ 2 V</td>
<td>2.7</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td>V&lt;sub&gt;ENB&lt;/sub&gt; ≤ 1 V</td>
<td>8</td>
<td>10</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Disabled</td>
<td></td>
<td>150</td>
<td>750</td>
<td></td>
<td>µA</td>
</tr>
</tbody>
</table>

**NOTES**

<sup>1</sup>This may be adjusted downward by adding a shunt resistor from the output to ground. A 50 kΩ resistor will reduce the nominal slope to 20 mV/dB.

<sup>2</sup>This may be adjusted in either direction by a voltage applied to Pin 5, with a scale factor of 8 dB/V.

<sup>3</sup>See the Operation above 500 MHz section.

<sup>4</sup>Normally nulled automatically by internal offset correction loop. May be manually nulled by a voltage applied between Pin 3 and ground; see the Applications section.

Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage .............................................. 7.5 V
Input Voltage (Pins 1, 8) ................................. \( V_{\text{SUPPLY}} \)
Storage Temperature Range, N, R ........ -65°C to +125°C
Ambient Temperature Range, Rated Performance Industrial,
AD8307AN, AD8307AR ............................ -40°C to +85°C
Lead Temperature Range (Soldering 10 sec) .......... 300°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

<table>
<thead>
<tr>
<th>Model</th>
<th>Temperature Range</th>
<th>Package Description</th>
<th>Package Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD8307AN</td>
<td>-40°C to +85°C</td>
<td>8-Lead Plastic DIP</td>
<td>N-8</td>
</tr>
<tr>
<td>AD8307AR</td>
<td>-40°C to +85°C</td>
<td>8-Lead SOIC</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307AR-REEL</td>
<td>-40°C to +85°C</td>
<td>13&quot; REEL</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307AR-REEL7</td>
<td>-40°C to +85°C</td>
<td>7&quot; REEL</td>
<td>R-8</td>
</tr>
</tbody>
</table>

CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8307 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATION

PIN FUNCTION DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INM</td>
<td>Signal Input, Minus Polarity; Normally at ( V_{\text{POS}}/2 ).</td>
</tr>
<tr>
<td>2</td>
<td>COM</td>
<td>Common Pin (Usually Grounded).</td>
</tr>
<tr>
<td>3</td>
<td>OFS</td>
<td>Offset Adjustment; External Capacitor Connection.</td>
</tr>
<tr>
<td>4</td>
<td>OUT</td>
<td>Logarithmic (RSSI) Output Voltage; ( R_{\text{OUT}} = 12.5 , \text{k}\Omega ).</td>
</tr>
<tr>
<td>5</td>
<td>INT</td>
<td>Intercept Adjustment; ( \pm 6 , \text{dB} ) (See Text).</td>
</tr>
<tr>
<td>6</td>
<td>ENB</td>
<td>CMOS Compatible Chip Enable; Active when High.</td>
</tr>
<tr>
<td>7</td>
<td>VPS</td>
<td>Positive Supply: 2.7 V to 5.5 V.</td>
</tr>
<tr>
<td>8</td>
<td>INP</td>
<td>Signal Input, Plus Polarity; Normally at ( V_{\text{POS}}/2 ). Due to the symmetrical nature of the response, there is no special significance to the sign of the two input pins. DC resistance from INP to INM = 1.1 k\Omega.</td>
</tr>
</tbody>
</table>
TPC 1. Supply Current vs. $V_{ENB}$ Voltage (5 V)

TPC 2. Supply Current vs. $V_{ENB}$ Voltage (3 V)

TPC 3. Log Conformance vs. Input Level (dBm) @ 100 MHz, 300 MHz

TPC 4. Log Conformance vs. Input Level (dBm) at $+25^\circ C$, $+85^\circ C$, $-40^\circ C$

TPC 5. $V_{OUT}$ vs. Input Level (dBm) at Various Frequencies

TPC 6. Log Conformance vs. CFO Values at 1 kHz Input Frequency
TPC 7. $V_{OUT}$ vs. Input Level at 5 V Supply; Showing Intercept Adjustment

TPC 8. $V_{OUT}$ vs. Input Level at 3 V Supply Using AD820 as Buffer, Gain = +2; Showing Intercept Adjustment

TPC 9. $V_{OUT}$ vs. Input Level at Three Temperatures ($-40^\circ C$, $+25^\circ C$, $+85^\circ C$)

TPC 10. Log Conformance vs. Input Level at 100 MHz; Showing Response to Alternative Inputs

TPC 11. Log Conformance vs. Input at 100 MHz, 500 MHz; Input Driven Differentially Using Transformer

TPC 12. Log Conformance vs. Input Level at 3 V Supply Using AD820 as Buffer, Gain = +2
TPC 13. Power-Up Response Time

TPC 14. Power-Down Response Time

TPC 15. Test Setup for Power-Up/Power-Down Response Time

TPC 16. $V_{OUT}$ Rise Time

TPC 17. Large Signal Response Time

TPC 18. Test Setup for $V_{OUT}$ Pulse Response
LOG AMP THEORY

Logarithmic amplifiers perform a more complex operation than that of classical linear amplifiers, and their circuitry is significantly different. A good grasp of what log amps do, and how they do it, will avoid many pitfalls in their application. The essential purpose of a log amp is not to amplify, though amplification is utilized to achieve the function. Rather, it is to compress a signal of wide dynamic range to its decibel equivalent. It is thus a measurement device. A better term might be logarithmic converter, since its basic function is the conversion of a signal from one domain of representation to another, via a precise nonlinear transformation.

Logarithmic compression leads to situations that may be confusing or paradoxical. For example, a voltage offset added to the output of a log amp is equivalent to a gain increase ahead of its input. In the usual case where all the variables are voltages, and regardless of the particular structure, the relationship between the variables can be expressed as:

\[
V_{OUT} = V_I \log \left( \frac{V_{IN}}{V_Y} \right)
\]  

(1)

where:

- \(V_{OUT}\) is the output voltage.
- \(V_I\) is the slope voltage; the logarithm is usually taken to base-ten (in which case \(V_I\) is also the volts-per-decade).
- \(V_{IN}\) is the input voltage.
- \(V_Y\) is the intercept voltage.

All log amps implicitly require two references, here, \(V_X\) and \(V_Y\), which determine the scaling of the circuit. The absolute accuracy of a log amp cannot be any better than the accuracy of its scaling references. Equation 1 is mathematically incomplete in representing the behavior of a demodulating log amp such as the AD8307, where \(V_{IN}\) has an alternating sign. However, the basic principles are unaffected, and we can safely use this as our starting point in the analyses of log amp scaling that follow.

An offset voltage \(V_{SHIFT}\) to the output is to lower the effective intercept voltage \(V_X\). Exactly the same alteration could be achieved by raising the gain (or signal level) ahead of the log amp by the factor \(V_{SHIFT}/V_Y\). For example, if \(V_Y\) is 500 mV per decade (25 mV/dB), an offset of +150 mV added to the output will appear to lower the intercept by two tenths of a decade, or 6 dB. Adding an offset to the output is thus indistinguishable from applying an input level that is 6 dB higher.

The log amp function described by Equation 1 differs from that of a linear amplifier in that the incremental gain \(\frac{\partial V_{OUT}}{\partial V_{IN}}\) is a very strong function of the instantaneous value of \(V_{IN}\) as is apparent by calculating the derivative. For the case where the logarithmic base is \(e\), we have:

\[
\frac{\partial V_{OUT}}{\partial V_{IN}} = \frac{V_Y}{V_{IN}}
\]

(2)

That is, the incremental gain is inversely proportional to the instantaneous value of the input voltage. This remains true for any logarithmic base, which is chosen as 10 for all decibel-related purposes. It follows that a perfect log amp would be required to have infinite gain under classical small-signal (zero-amplitude) conditions. Less ideally, this result indicates that, whatever means are used to implement a log amp, accurate response under small-signal conditions (that is, at the lower end of the dynamic range) demands the provision of a very high gain-bandwidth product. A further consequence of this high gain is that, in the absence of an input signal, even very small amounts of thermal noise at the input of a log amp will cause a finite output for zero input, resulting in the response line curving away from the ideal shown in Figure 1 toward a finite baseline, which can be either above or below the intercept. Note that the value given for this intercept may be an extrapolated value, in which case the output may not cross zero, or even reach it, as is the case for the AD8307.

While Equation 1 is fundamentally correct, a simpler formula is appropriate for specifying the calibration attributes of a log amp like the AD8307, which demodulates a sine wave input:

\[
V_{OUT} = V_{SLOPE} (P_{IN} - P_0)
\]

(3)

where:

- \(V_{OUT}\) is the demodulated and filtered baseband (video or RSSI) output.
- \(V_{SLOPE}\) is the logarithmic slope, now expressed in V/dB (typically between 15 mV/dB and 30 mV/dB).
- \(P_{IN}\) is the input power, expressed in decibels relative to some reference power level.
- \(P_0\) is the logarithmic intercept, expressed in decibels relative to the same reference level.

The most widely used reference in RF systems is decibels above 1 mW in 50 Ω, written dBm. Note that the quantity \((P_{IN} - P_0)\) is just dB. The logarithmic function disappears from the formula because the conversion has already been implicitly performed in stating the input in decibels. This is strictly a concession to popular convention; log amps manifestly do not respond to power (tacitly, power absorbed at the input), but rather to input voltage. The use of dBV (decibels with respect to 1 V rms) would be more precise, though still incomplete, since waveform is involved, too. Since most users think about and specify RF
Progressive Compression

Most high speed, high dynamic range log amps use a cascade of nonlinear amplifier cells (Figure 2) to generate the logarithmic function from a series of contiguous segments, a type of piecewise-linear technique. This basic topology immediately opens up the possibility of enormous gain-bandwidth products. For example, the AD8307 employs six cells in its main signal path, each having a small-signal gain of 14.3 dB (5.2) and a -3 dB bandwidth of about 900 MHz; the overall gain is about 20,000 (86 dB) and the overall bandwidth of the chain is some 500 MHz, resulting in the incredible gain-bandwidth product (GBW) of 10,000 GHz, about a million times that of a typical op amp. This very high GBW is an essential prerequisite to accurate operation under small-signal conditions and at high frequencies. Equation 2 reminds us, however, that the incremental gain will decrease rapidly as VIN increases. The AD8307 continues to exhibit an essentially logarithmic response down to inputs as small as 50 µV at 500 MHz.

Figure 2. Cascade of Nonlinear Gain Cells

To develop the theory, we will first consider a scheme slightly different than that employed in the AD8307, but simpler to explain and mathematically more straightforward to analyze. This approach is based on a nonlinear amplifier unit, which we may call an A/1 cell, having the transfer characteristic shown in Figure 3. The local small-signal gain ∂VOUT/∂VIN is A, maintained for all inputs up to the knee voltage EK, above which the incremental gain drops to unity. The function is symmetrical: the same drop in gain occurs for instantaneous values of VIN less than EK. The large-signal gain has a value of A for inputs in the range -EK ≤ VIN ≤ +EK, but falls asymptotically toward unity for very large inputs. In logarithmic amplifiers based on this amplifier function, both the slope voltage and the intercept voltage must be traceable to the one reference voltage, EK. Therefore, in this fundamental analysis, the calibration accuracy of the log amp is independent solely on this voltage. In practice, it is possible to separate the basic references used to determine VY and VX in the case of the AD8307, VY is traceable to an on-chip band gap reference, while VX is derived from the thermal voltage kT/q and is later temperature-corrected.

Let the input of an N-cell cascade be VIN, and the final output VOUT. For small signals, the overall gain is simply AN. A six-stage system in which A = 5 (14 dB) has an overall gain of 15,625 (84 dB). The importance of a very high small-signal gain in implementing the logarithmic function has been noted; however, this parameter is only of incidental interest in the design of log amps.

From here onward, rather than considering gain, we will analyze the overall nonlinear behavior of the cascade in response to a simple dc input, corresponding to the VIN of Equation 1. For very small inputs, the output from the first cell is V1 = AV1/INV, from the second, V2 = A2V2/INV, and so on, up to VN = ANVIN. At a certain value of VIN, the input to the Nth cell, VN-1, is exactly equal to the knee voltage EK. Thus, VOUT = AEN and since there are N-1 cells of gain A ahead of this node, we can calculate that VIN = EK/A(N-1). This unique situation corresponds to the lin-log transition, labeled 3 on Figure 4. Below this input, the cascade of gain cells is acting as a simple linear amplifier, while for higher values of VIN it enters into a series of segments that lie on a logarithmic approximation (dotted line).

Figure 4. First Three Transitions

Continuing this analysis, we find that the next transition occurs when the input to the (N-1) stage just reaches EK/A(N-1) that is, when VIN = EK/A(N-2). The output of this stage is then exactly AEK, and it is easily demonstrated (from the function shown in Figure 3) that the output of the final stage is (2A-1) EK (labeled 4 on Figure 4). Thus, the output has changed by an amount (A-1)EK for a change in VIN from EK/A(N-1) to EK/A(N-2), that is, a ratio change of A. At the next critical point, labeled 4, we find the input is again A times larger and VOUT has increased to (3A-2)EK that is, by another linear increment of (A-1)EK. Further analysis shows that right up to the point where the input to the first cell is above the knee voltage, VOUT changes by (A-1)EK for a ratio change of A in VIN. This can be expressed as a certain fraction of a decade, which is simply log10(A). For example when A = 5, a transition in the piecewise linear output function occurs at regular intervals of 0.7 decade (log10(A), or 14 dB divided by 20 dB). This insight allows us to immediately write the volts per decade scaling parameter, which is also the scaling voltage, VY, when using base-10 logarithms, as

\[ V_Y = \frac{\text{Linear Change in } V_{OUT}}{\text{Decades Change in } V_{IN}} = \frac{(A-1)E_K}{\log_{10}(A)} \] (4)
Note that only two design parameters are involved in determining $V_Y$, namely, the cell gain $A$ and the knee voltage $E_K$, while $N$, the number of stages, is unimportant in setting the slope of the overall function. For $A = 5$ and $E_K = 100$ mV, the slope would be a rather awkward 572.3 mV per decade (28.6 mV/dB). A well designed log amp will have rational scaling parameters.

The intercept voltage can be determined by using two pairs of transition points on the output function (consider Figure 4). The result is

$$V_X = \frac{E_K}{A^{[N+1]/(A-1)}}$$  \hspace{1cm} (5)

For the case under consideration, using $N = 6$, we calculate $V_Z = 4.28$ µV. However, we need to be careful about the interpretation of this parameter, since it was earlier defined as the input voltage at which the output passes through zero (see Figure 1). But clearly, in the absence of noise and offsets, the output of the amplifier chain shown in Figure 3 can be zero when, and only when, $V_{IN} = 0$. This anomaly is due to the finite gain of the cascaded amplifier, which results in a failure to maintain the logarithmic approximation below the lin-log transition (point 3 in Figure 4). Closer analysis shows that the voltage given by Equation 5 represents the extrapolated, rather than actual, intercept.

Demodulating Log Amps

Log amps based on a cascade of A/1 cells are useful in baseband applications because they do not demodulate their input signal. However, baseband and demodulating log amps alike can be made using a different type of amplifier stage, which we will call an A/0 cell. Its function differs from that of the A/1 cell in that the gain above the knee voltage $E_K$ falls to zero, as shown by the solid line in Figure 5. This is also known as the limiter function, and a chain of $N$ such cells is often used to generate a hard-limited output in recovering the signal in FM and PM modes.

Figure 5. A/0 Amplifier Functions (Ideal and tanh)

The AD640, AD606, AD608, AD8307, and various other Analog Devices communications products incorporating a logarithmic IF amplifier all use this technique. It will be apparent that the output of the last stage can no longer provide the logarithmic output, since this remains unchanged for all inputs above the limiting threshold, which occurs at $V_{IN} = E_K/A^{N-1}$. Instead, the logarithmic output is now generated by summing the outputs of all the stages. The full analysis for this type of log amp is only slightly more complicated than that of the previous case. It is readily shown that, for practical purposes, the intercept voltage $V_X$ is identical to that given in Equation 5, while the slope voltage is

$$V_F = \frac{AE_K}{\log_{10}(A)}$$  \hspace{1cm} (6)

Preference for the A/0 style of log amp, over one using A/1 cells, stems from several considerations. The first is that an A/0 cell can be very simple. In the AD8307 it is based on a bipolar-transistor differential pair, having resistive loads $R_b$ and an emitter current source, $I_E$. This will exhibit an equivalent knee voltage of $E_K = 2 kT/q$ and a small signal gain of $A = I_E R_b / E_K$. The large signal transfer function is the hyperbolic tangent (see dotted line in Figure 5). This function is very precise, and the deviation from an ideal A/0 form is not detrimental. In fact, the rounded shoulders of the $tanh$ function result in a lower ripple in the logarithmic conformance than that obtained using an ideal A/0 function.

An amplifier built of these cells is entirely differential in structure and can thus be rendered very insensitive to disturbances on the supply lines and, with careful design, to temperature variations. The output of each gain cell has an associated transconductance ($g_m$) cell, which converts the differential output voltage of the cell to a pair of differential currents, which are summed simply by connecting the outputs of all the $g_m$ (detector) stages in parallel. The total current is then converted back to a voltage by a transresistance stage to generate the logarithmic output. This scheme is depicted, in single-sided form, in Figure 6.

Figure 6. Log Amp Using A/0 Stages and Auxiliary Summing Cells

The chief advantage of this approach is that the slope voltage may now be decoupled from the knee voltage $E_K = 2 kT/q$, which is inherently PTAT. By contrast, the simple summation of the cell outputs would result in a very high temperature coefficient of the slope voltage given by Equation 6. To do this, the detector stages are biased with currents (not shown in the figure) which are rendered stable with temperature. These are derived from the supply voltage (as in the AD606 and AD608) or from an internal band gap reference (as in the AD640 and AD8307). This topology affords complete control over the magnitude and temperature behavior of the logarithmic slope, decoupling it completely from $E_K$.

A further step is needed to achieve the demodulation response, required when the log amp is to convert an alternating input into a quasi-dc baseband output. This is achieved by altering the $g_m$ cells used for summation purposes to also implement the rectification function. Early discrete log amps based on the progressive compression technique used half-wave rectifiers. This made post-detection filtering difficult. The AD640 was the first commercial monolithic log amp to use a full-wave rectifier, a practice followed in all subsequent Analog Devices types.
We can model these detectors as being essentially linear $g_m$ cells, but producing an output current independent of the sign of the voltage applied to the input of each cell. That is, they implement the absolute-value function. Since the output from the later A/0 stages closely approximates an amplitude-symmetric square wave for even moderate input levels (most stages of the amplifier chain operate in a limiting mode), the current output from each detector is almost constant over each period of the input. Somewhat earlier detector stages produce a waveform having only very brief dropouts, while the detectors nearest the input produce a low level, almost-sinusoidal waveform at twice the input frequency. These aspects of the detector system result in a signal that is easily filtered, resulting in low residual ripple on the output.

**Intercept Calibration**

All monolithic log amps from Analog Devices include accurate means to position the intercept voltage $V_X$ (or equivalent power for a demodulating log amp). Using the scheme shown in Figure 6, the basic value of the intercept level departs considerably from that predicted by the simpler analyses given earlier. However, the intrinsic intercept voltage is still proportional to $E_K$, which is PTAT (Equation 5). Recalling that the addition of an offset to the output produces an effect that is indistinguishable from a change in the position of the intercept, we can cancel the left-right motion of $V_X$ resulting from the temperature variation of $E_K$ by adding an offset having the required temperature behavior. The precise temperature-shaping of the intercept-positioning offset results in a log amp having stable scaling parameters, making it a true measurement device, for example, as a calibrated received signal strength indicator (RSSI). In this application, one is more interested in the value of the output for an input waveform that is invariably sinusoidal. The input level may alternatively be stated as an equivalent power, in dBm, but here we must step carefully. It is essential to know the load impedance in which this power is presumed to be measured.

In RF practice, it is generally safe to assume a reference impedance of 50 $\Omega$, in which 0 dBm (1 mW) corresponds to a sinusoidal amplitude of 316.2 mV (223.6 mV rms). The intercept may likewise be specified in dBm. For the AD8307, it is positioned at −84 dBm, corresponding to a sine amplitude of 20 $\mu$V. It is important to bear in mind that log amps do not respond to low-frequency signals, their input offset voltage will vary from part to part; some will exhibit essentially stable offsets of under 100 $\mu$V without the benefit of an offset adjustment.

**Offset Control**

In a monolithic log amp, direct coupling between the stages is used for several reasons. First, this avoids the use of coupling capacitors, which typically have a chip area equal to that of a basic gain cell, thus considerably increasing die size. Second, the capacitor values predetermine the lowest frequency at which the log amp can operate; for moderate values, this may be as high as 30 MHz, limiting the application range. Third, the parasitic (backplate) capacitance lowers the bandwidth of the cell, further limiting the applications.

But the very high dc gain of a direct-coupled amplifier raises a practical issue. An offset voltage in the early stages of the chain is indistinguishable from a real signal. For example, if it were as high as 400 $\mu$V, it would be 18 dB larger than the smallest ac signal (50 $\mu$V), potentially reducing the dynamic range by this amount. This problem is averted by using a global feedback path from the last stage to the first, which corrects this offset in a similar fashion to the dc negative feedback applied around an op amp. The high frequency components of the signal must, of course, be removed, to prevent a reduction of the HF gain in the forward path.

In the AD8307, this is achieved by an on-chip filter, providing sufficient suppression of HF feedback to allow operation above 1 MHz. To extend the range below this frequency, an external capacitor may be added. This permits the high-pass corner to be lowered to audio frequencies using a capacitor of modest value. Note that this capacitor has no effect on the minimum signal frequency for input levels above the offset voltage: this extends down to dc (for a signal applied directly to the input pins). The offset voltage will vary from part to part; some will exhibit essentially stable offsets of under 100 $\mu$V without the benefit of an offset adjustment.

**Extension of Range**

The theoretical dynamic range for the basic log amp shown in Figure 6 is $A^N$. For $A = 5.2$ (14.3 dB) and $N = 6$, it is 20,000 or 86 dB. The actual lower end of the dynamic range is largely determined by the thermal noise floor, measured at the input of the chain of amplifiers. The upper end of the range is extended upward by the addition of top-end detectors. The input signal is applied to a tapped attenuator, and progressively smaller signals are applied to three passive rectifying $g_m$ cells whose outputs are summed with those of the main detectors. With care in design, the extension to the dynamic range can be seamless over the full frequency range. For the AD8307, it amounts to a further 27 dB.

Therefore, the total dynamic range is theoretically 113 dB. The specified range of 90 dB (−74 dBm to +16 dBm) is for high accuracy and calibrated operation, and includes the low end degradation due to thermal noise and the top end reduction due to voltage limitations. The additional stages are not, however, redundant, but are needed to maintain accurate logarithmic conformance over the central region of the dynamic range, and in extending the usable range considerably beyond the specified range. In applications where log conformance is less demanding, the AD8307 can provide over 95 dB of range.
PRODUCT OVERVIEW

The AD8307 comprises six main amplifier/limiter stages, each having a gain of 14.3 dB and small signal bandwidth of 900 MHz; the overall gain is 86 dB with a –3 dB bandwidth of 500 MHz. These six cells, and their associated gm styled full-wave detectors, handle the lower two-thirds of the dynamic range. Three top-end detectors, placed at 14.3 dB taps on a passive attenuator, handle the upper third of the 90 dB range. Biasing for these cells is provided by two references: one determines their gain; the other is a band gap circuit that determines the logarithmic slope and stabilizes it against supply and temperature variations. The AD8307 may be enabled/disabled by a CMOS compatible level at ENB (Pin 6). The first amplifier stage provides a low voltage noise spectral density (1.5 nV/√Hz).

The differential current-mode outputs of the nine detectors are summed and then converted to single-sided form in the output stage, nominally scaled 2 µA/dB. The logarithmic output voltage is developed by applying this current to an on-chip 12.5 kΩ resistor, resulting in a logarithmic slope of 25 mV/dB (i.e., 500 mV/decade) at OUT. This voltage is not buffered, allowing the use of a variety of special output interfaces, including the addition of post-demodulation filtering. The last detector stage includes a modification to temperature-stabilize the log intercept, which is accurately positioned to make optimal use of the full output voltage range available. The intercept may be adjusted using the INT pin, which adds or subtracts a small current to the signal current.

The last gain stage also includes an offset-sensing cell. This generates a bipolarity output current when the main signal path has an imbalance due to accumulated dc offsets. This current is integrated by an on-chip capacitor (which may be increased in value by an off-chip component, at OFS). The resulting voltage is used to null the offset at the output of the first stage. Since it does not involve the signal input connections, whose ac coupling capacitors otherwise introduce a second pole in the feedback path, the stability of the offset correction loop is assured.

The AD8307 is built on an advanced, dielectrically isolated, complementary bipolar process. Most resistors are thin-film types having a low temperature coefficient of resistance (TCR) and high linearity under large signal conditions. Their absolute tolerance will typically be within ±20%. Similarly, the capacitors have a typical tolerance of ±15% and essentially zero temperature or voltage sensitivity. Most interfaces have additional small junction capacitances associated with them, due to active devices or ESD protection; these may be neither accurate nor stable. Component numbering in each of these interface diagrams is local.

Enable Interface

The chip-enable interface is shown in Figure 8. The currents in the diode-connected transistors control the turn-on and turn-off states of the band gap reference and the bias generator, and are a maximum of 100 µA when Pin 6 is taken to 5 V, under worst-case conditions. Left unconnected, or at a voltage below 1 V, the AD8307 will be disabled and consume a sleep current of under 50 µA; tied to the supply, or a voltage above 2 V, it will be fully enabled. The internal bias circuitry is very fast (typically <100 ns for either OFF or ON), and in practice the latency period before the log amp exhibits its full dynamic range is more likely to be limited by factors relating to the use of ac coupling at the input or the settling of the offset-control loop (see following sections).

Input Interface

Figure 9 shows the essentials of the signal input interface. \( C_p \) and \( C_M \) are the parasitic capacitances to ground; \( C_D \) is the differential input capacitance, mostly due to \( Q1 \) and \( Q2 \). In most applications, both input pins are ac-coupled. The switches \( S \) close when Enable is asserted. When disabled, the inputs float, bias current \( I_E \) is shut off, and the coupling capacitors remain charged. If the log amp is disabled for long periods, small leakage currents will discharge these capacitors. If they are poorly matched, charging currents at power-up can generate a transient input voltage that may block the lower reaches of the dynamic range until it has become much less than the signal.
In most applications, the signal will be single-sided and may be applied to either Pin 1 or Pin 8, with the other pin ac-coupled to ground. Under these conditions, the largest input signal that can be handled by the AD8307 is 10 dBm (sine amplitude of ±1 V) when operating from a 3 V supply; 16 dBm may be handled using a 5 V supply. The full 16 dBm may be achieved for supplies down to 2.7 V, using a fully balanced drive. For frequencies above about 10 MHz, this is most easily achieved using a matching network (see below). Using such a network, having an inductor at the input, the input transient noted above is eliminated. Occasionally, it may be desirable to use the dc-coupled potential of the AD8307. The main challenge here is to present signals to the log amp at the elevated common-mode input level, requiring the use of low noise, low offset buffer amplifiers. Using dual supplies of ±3 V, the input pins may operate at ground potential.

Offset Interface
The input-referred dc offsets in the signal path are nulled via the interface associated with Pin 3, shown in Figure 10. Q1 and Q2 are the first stage input transistors, with their corresponding load resistors (125 Ω). Q3 and Q4 generate small currents, which can introduce a dc offset into the signal path. When the voltage on OFS is at about 1.5 V, these currents are equal, and nominally 16 µA. When OFS is taken to ground, Q4 is off and the effect of the current in Q3 is to generate an offset voltage of 16 µA × 125 Ω = 2 mV. Since the first stage gain is ×5, this is equivalent to a input offset (INP to INM) of 400 µV. When OFS is taken to its most positive value, the input-referred offset is reversed, to −400 µV. If true dc coupling is needed, down to very small inputs, this automatic loop must be disabled, and the residual offset eliminated using a manual adjustment, as explained in the next section.

In normal operation, however, using an ac-coupled input signal, the OFS pin should be left open. Any residual input-offset voltage is then automatically nulled by the action of the feedback loop. The $g_{m}$ cell, which is gated off when the chip is disabled, converts any output offset (sensed at a point near the end of the cascade of amplifiers) to a current. This is integrated by the on-chip capacitor $C_{IPS}$ plus any added external capacitance $C_{OFS}$, so as to generate an error voltage, which is applied back to the input stage in the polarity needed to null the output offset. From a small-signal perspective, this feedback alters the response of the amplifier, which, rather than behaving as a fully dc-coupled system, now exhibits a zero in its ac transfer function, resulting in a closed-loop high-pass corner at about 700 kHz.

The offset feedback is limited to a range of ±400 µV; signals larger than this override the offset control loop, which only impacts performance for very small inputs. An external capacitor reduces the high-pass corner to arbitrarily low frequencies; using 1 µF this corner is below 10 Hz. All ADI log amps use an offset-nulling loop; the AD8307 differs in using this single-sided form.

Output Interface
The outputs from the nine detectors are differential currents, having an average value that is dependent on the signal input level, plus a fluctuation at twice the input frequency. The currents are summed at nodes LGP and LGM in Figure 11. Further currents are added at these nodes, to position the intercept, by slightly raising the output for zero input, and to provide temperature compensation. Since the AD8307 is not laser-trimmed, there is a small uncertainty in both the log slope and the log intercept. These scaling parameters may be adjusted (see below).

For zero-signal conditions, all the detector output currents are equal. For a finite input of either polarity, their difference is converted by the output interface to a single-sided unipolar current nominally scaled 2 µA/dB (40 µA/decade), at the output pin OUT. An on-chip 12.5 kΩ resistor, R1, converts this current to a voltage of 25 mV/µA. C1 and C2 are effectively in shunt with R1 and form a low-pass filter pole with a corner frequency of about 5 MHz. The pulse response settles to within 1% of the final value within 300 ns. This integral low-pass filter provides adequate smoothing in many IF applications. At 10.7 MHz, the 2f ripple is 12.5 mV in amplitude, equivalent to ±0.5 dB, and only 0.5 mV (±0.02 dB) at f = 50 MHz. A filter capacitor $C_{FLT}$ added from OUT to ground will lower this corner frequency. Using 1 µF, the ripple is maintained to less than ±0.5 dB down to input frequencies of 100 Hz. Note that $C_{OFS}$ (above) should also be increased in low frequency applications, and will typically be made equal to $C_{FLT}$.

It may be desirable to increase the speed of the output response, with the penalty of increased ripple. One way to do this is simply by connecting a shunt load resistor from OUT to ground, which raises the low-pass corner frequency. This also alters the logarithmic slope, for example to 7.5 mV/µA using a 5.36 kΩ resistor, while reducing the 10% to 90% rise time to 25 ns. The ripple amplitude for 50 MHz input remains 0.5 mV, but this is now equivalent to ±0.07 dB. If a negative supply is available, the output pin may be connected directly to the summing node of an external op amp connected as an inverting-mode transresistance stage.

---

**Figure 10. Offset Interface and Offset-Nulling Path**

**Figure 11. Simplified Output Interface**
USING THE AD8307

The AD8307 has very high gain and a bandwidth from dc to over 1 GHz, at which frequency the gain of the main path is still over 60 dB. Consequently, it is susceptible to all signals within this very broad frequency range that find their way to the input terminals. It is important to remember that these are quite indistinguishable from the wanted signal, and will have the effect of raising the apparent noise floor (that is, lowering the useful dynamic range). For example, while the signal of interest may be an IF of 50 MHz, any of the following could easily be larger than the IF signal at the lower extremities of its dynamic range: 60 Hz hum, picked up due to poor grounding techniques; spurious coupling from a digital clock source on the same PC board; local radio stations; and so on.

Careful shielding is essential. A ground plane should be used to provide a low impedance connection to the common pin COM, for the decoupling capacitor(s) used at VPS, and as the output ground. It is inadvisable to assume that the ground plane is an equipotential. Neither of the inputs should be ac-coupled directly to the ground plane, but should be kept separate from it, being returned instead to the low associated with the source. This may mean isolating the low side of an input connector with a small resistance to the ground plane.

Basic Connections

Figure 12 shows the simple connections suitable for many applications. The inputs are ac-coupled by C1 and C2, which should have the same value, say, Cc. The coupling time constant is \( R_{IN} C_c / 2 \), thus forming a high-pass corner with a 3 dB attenuation at \( f_{HP} = 1 / (pR_{IN}C_c) \). In high frequency applications, \( f_{HP} \) should be as large as possible in order to minimize the coupling of unwanted low frequency signals. Conversely, in low frequency applications, a simple RC network forming a low-pass filter should be added at the input for the same reason. For the case where the generator is not terminated, the signal range should be expressed in terms of the voltage response, and extends from \(-85 \text{ dBV} \) to \(+6 \text{ dBV} \).

![Figure 12. Basic Connections](image)

Where it is necessary to terminate the source at a low impedance, the resistor \( R_T \) should be added, with allowance for the shunting effect of the basic 1.1 k\( \Omega \) input resistance (\( R_{IN} \)) of the AD8307. For example, to terminate a 50 \( \Omega \) source, a 52.3 \( \Omega \) 1\% tolerance resistor should be used. This may be placed on the input side or the log-amp side of the coupling capacitors; in the former case, smaller capacitors can be used for a given frequency range; in the latter case, the effective \( R_{IN} \) is lowered directly at the log-amp inputs.

![Figure 13. Log Response at 10 MHz, 100 MHz, and 500 MHz](image)

Figure 13 shows the output versus the input level, in dBm, when driven from a terminated 50 \( \Omega \) generator, for sine inputs at 10 MHz, 100 MHz, and 500 MHz; Figure 14 shows the typical logarithmic conformance under the same conditions. Note that +10 dBm corresponds to a sine amplitude of 1 V, equivalent to an rms power of 10 mW in a 50 \( \Omega \) termination. But if the termination resistor is omitted, the input power is negligible. The use of dBm to define input level therefore needs to be considered carefully in connection with the AD8307.

![Figure 14. Logarithmic Law Conformance at 10 MHz, 100 MHz, and 500 MHz](image)

Input Matching

Where higher sensitivity is required, an input matching network is valuable. Using a transformer to achieve the impedance transformation also eliminates the need for coupling capacitors, lowers the offset voltage generated directly at the input, and balances the drives to INP and INM. The choice of turns ratio will depend somewhat on the frequency. At frequencies below 50 MHz, the reactance of the input capacitance is much higher than the real part of the input impedance. In this frequency range, a turns ratio of about 1:4.8 will lower the input impedance to 50 \( \Omega \) while raising the input voltage, thus lowering the effect of the short circuit noise voltage by the same factor. There will be a small contribution from the input noise current, so the total noise will be reduced by a somewhat smaller factor. The intercept will also be lowered by the turns ratio; for a 50 \( \Omega \) match, it will be reduced by 20 \( \log_{10} (4.8) \) or 13.6 dB.
Narrow-Band Matching
Transformer coupling is useful in broadband applications. However, a magnetically coupled transformer may not be convenient in some situations. At high frequencies, it is often preferable to use a narrow-band matching network, as shown in Figure 15. This has several advantages. The same voltage gain is achieved, providing increased sensitivity, but now a measure of selectivity is also introduced. The component count is low: two capacitors and an inexpensive chip inductor. Further, by making these capacitors unequal, the amplitudes at INP and INM may be equalized when driving from a single-sided source; that is, the network also serves as a balun. Figure 16 shows the response for a center frequency of 100 MHz; note the very high attenuation at low frequencies. The high frequency attenuation is due to the input capacitance of the log amp.

Table I provides solutions for a variety of center frequencies \( F_C \) and matching impedances \( Z_{IN} \) of nominally 50 \( \Omega \) and 100 \( \Omega \). The unequal capacitor values were chosen to provide a well balanced differential drive, and also to allow better centering of the frequency response peak when using standard value components; this generally results in a \( Z_{IN} \) that is not exact. The full AD8307 HF input impedance and the inductor losses were included in the modeling.

Table I. Narrow-Band Matching Values

<table>
<thead>
<tr>
<th>( F_C ) (MHz)</th>
<th>( Z_{IN} ) (( \Omega ))</th>
<th>( C1 ) (pF)</th>
<th>( C2 ) (pF)</th>
<th>( L_M ) (nH)</th>
<th>Voltage Gain (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>45</td>
<td>160</td>
<td>150</td>
<td>3300</td>
<td>13.3</td>
</tr>
<tr>
<td>20</td>
<td>44</td>
<td>82</td>
<td>75</td>
<td>1600</td>
<td>13.4</td>
</tr>
<tr>
<td>50</td>
<td>46</td>
<td>30</td>
<td>27</td>
<td>680</td>
<td>13.4</td>
</tr>
<tr>
<td>100</td>
<td>50</td>
<td>15</td>
<td>13</td>
<td>330</td>
<td>13.4</td>
</tr>
<tr>
<td>150</td>
<td>57</td>
<td>10</td>
<td>8.2</td>
<td>220</td>
<td>13.2</td>
</tr>
<tr>
<td>200</td>
<td>57</td>
<td>7.5</td>
<td>6.8</td>
<td>150</td>
<td>12.8</td>
</tr>
<tr>
<td>250</td>
<td>50</td>
<td>6.2</td>
<td>5.6</td>
<td>100</td>
<td>12.3</td>
</tr>
<tr>
<td>500</td>
<td>54</td>
<td>3.9</td>
<td>3.3</td>
<td>39</td>
<td>10.9</td>
</tr>
<tr>
<td>10</td>
<td>103</td>
<td>100</td>
<td>91</td>
<td>5600</td>
<td>10.4</td>
</tr>
<tr>
<td>20</td>
<td>102</td>
<td>51</td>
<td>43</td>
<td>2700</td>
<td>10.4</td>
</tr>
<tr>
<td>50</td>
<td>99</td>
<td>22</td>
<td>18</td>
<td>1000</td>
<td>10.6</td>
</tr>
<tr>
<td>100</td>
<td>98</td>
<td>11</td>
<td>9.1</td>
<td>430</td>
<td>10.5</td>
</tr>
<tr>
<td>150</td>
<td>101</td>
<td>7.5</td>
<td>6.2</td>
<td>260</td>
<td>10.3</td>
</tr>
<tr>
<td>200</td>
<td>95</td>
<td>5.6</td>
<td>4.7</td>
<td>180</td>
<td>10.3</td>
</tr>
<tr>
<td>250</td>
<td>92</td>
<td>4.3</td>
<td>3.9</td>
<td>130</td>
<td>9.9</td>
</tr>
<tr>
<td>500</td>
<td>114</td>
<td>2.2</td>
<td>2.0</td>
<td>47</td>
<td>6.8</td>
</tr>
</tbody>
</table>

Slope and Intercept Adjustments
Where higher calibration accuracy is needed, the adjustments shown in Figure 17 can be used, either singly or in combination. The log slope is lowered to 20 mV/dB by shunting the nominally 12.5 k\( \Omega \) on-chip load resistor (see Figure 11) with 50 k\( \Omega \), adjusted by VR1. The calibration range is \( \pm 10\% \) (18 mV/dB to 22 mV/dB), including full allowance for the variability in the value of the internal load. The adjustment may be made by alternately applying two input levels, provided by an accurate signal generator, spaced over the central portion of the log amp’s dynamic range, for example –60 dBm and 0 dBm. An AM-modulated signal, at the center of the dynamic range, can also be used. For a modulation depth \( M \), expressed as a fraction, the decibel range between the peaks and troughs over one cycle of the modulation period is given by

\[
\Delta dB = 20 \log_{10} \frac{1 + M}{1 - M}
\]

For example, using an rms signal level of –40 dBm with a 70% modulation depth (\( M = 0.7 \)), the decibel range is 15 dB, as the signal varies from –47.5 dBm to –32.5 dBm.

The log intercept is adjustable over a \( \pm 3 \) dB range, which is sufficient to absorb the worst-case intercept error in the AD8307 plus some system-level errors. For greater range, set \( R_S \) to zero. VR2 is adjusted while applying an accurately known CW signal near the lower end of the dynamic range in order to minimize the effect of any residual uncertainty in the slope. For example, to position the intercept to –80 dBm, a test level of –65 dBm may be applied and VR2 adjusted to produce a dc output of 15 dB above zero at 25 mV/dB, which is +0.3 V.
APPLICATIONS
The AD8307 is a highly versatile and easily applied log amp requiring very few external components. Most applications of this product can be accommodated using the simple connections shown in the preceding section. A few examples of more specialized applications are provided here.

Buffered Output
The output may be buffered, and the slope optionally increased, using an op amp. If the single-supply capability is to be preserved, a suitable component is the AD8031. Like the AD8307, it is capable of operating from a 2.7 V supply and features a rail-to-rail output capability; it is available in a 5-lead version and in dual form as the 8-lead AD8032. Figure 18 shows how the slope may be increased to 50 mV/dB (1 V per decade), requiring a 5 V supply (90 dB times 50 mV is a 4.5 V swing). VR1 provides a ±10% slope adjustment; VR2 provides a ±3 dB intercept range. With R2 = 4.99 kΩ, the slope is adjustable to 25 mV/dB, allowing the use of a 2.7 V supply. Setting R2 to 80.6 kΩ, it is raised to 100 mV/dB, providing direct reading in decibels on a digital voltmeter. Since a 90 dB range now corresponds to a 9 V swing, a supply of at least this amount is needed for the op amp.

Four-Pole Filter
In low frequency applications, for example, audio down to 20 Hz, it is useful to employ the buffer amplifier as a multiple low-pass filter in order to achieve low output ripple while maintaining a rapid response time to changes in signal level.

Figure 18. Log Amp with Buffered Output
C1 is optional; it lowers the corner frequency of the low-pass output filter. A value of 0.1 µF should be used for applications in which the output is measured on a voltmeter or other low speed device. On the other hand, when C1 is omitted, the 10% to 90% response time is under 200 ns and is typically 300 ns to 99% of final value. To achieve faster response times, it is necessary to lower the load resistance at the output of the AD8307, then restore the scale using a higher gain in the op amp. Using 8.33 kΩ, the basic slope is 10 mV/dB; this can be restored to 25 mV/dB using a buffer gain of 2.5. The overall 10% to 90% response time is under 100 ns. Figure 19 shows how the output current capability can be augmented to drive a 50 Ω load; RT optionally provides reverse termination, which halves the slope to 12.5 mV/dB.

Figure 19. Cable-Driving Log Amp
In Figure 20, the capacitor values were chosen for operation in the audio field, providing a corner frequency of 10 Hz, an attenuation of 80 dB/decade above this frequency, and a 1% settling time of 150 ms (0.1% in 175 ms). The residual ripple is 4 mV (±0.02 dB) when the input to the AD8307 is at 20 Hz. This filter may easily be adapted to other frequencies by proportional scaling of C5–C7 (e.g., for 100 kHz use 100 pF). Placed ahead of a digital multimeter, the convenient slope scaling of 100 mV/dB requires only a repositioning of the decimal point to read directly in decibels. The supply voltage for the filter must be large enough to support the dynamic range; a minimum of 9 V is needed for most applications; 12 V is recommended.

Figure 20. Log Amp with Four-Pole Low-Pass Filter
Figure 20 also shows the use of an input attenuator that may optionally be employed here, or in any other of these applications, to produce a useful wide-range ac voltmeter with direct-decibel scaling. The basic range of −73 dBm to +17 dBm (that is, 50 µV rms to 1.6 V rms, for sine excitations) is shifted for illustrative purposes to 5 mV to 160 V rms (at which point the power in R1 is 512 mW). Because the basic input resistance of the AD8307 is not precise, VR1 is used to center the signal range at its input, doubling as a ±4 dB intercept adjustment. The low frequency response extends to 15 Hz; a higher corner frequency can be selected as needed by scaling C1 and C2. The shunt capacitor C3 is used to lower the high frequency bandwidth to about 100 kHz, and thus lower the susceptibility to spurious signals. Other values should be chosen as needed for the coupling and filter capacitors.
1 mW to 1 kW 50 Ω Power Meter

The front-end adaptation shown in Figure 21 provides the measurement of power being delivered from a transmitter final amplifier to an antenna. The range has been set to cover the power range –30 dBm (7.07 mV rms, or 1 mW) to +60 dBm (223 V rms, or 1 kW). A nominal voltage attenuation ratio of 158:1 (44 dB) is used; thus the intercept is moved from ~84 dBm to –40 dBm and the AD8307, scaled 0.25 V/decade of power, will now read 1.5 V for a power level of 100 mW, 2.0 V at 10 W and 2.5 V at 1 kW. The general expression is

\[ P (\text{dBm}) = 40 (V_{\text{OUT}} - 1) \]

The required attenuation could be implemented using a capacitive divider, providing a very low input capacitance, but it is difficult to ensure accurate values of small capacitors. A better approach is to use a resistive divider, taking the required precautions to minimize spurious coupling into the AD8307 by placing it in a shielded box, with the input resistor passing through a hole in this box, as indicated in the figure. The coupling capacitors shown here are suitable for f ≥ 10 MHz. A capacitor may be added across the input pins of the AD8307 to reduce the response to spurious HF signals, which, as already noted, extends to over 1 GHz.

The mismatch caused by the loading of this resistor will be trivial; only 0.05% of the power delivered to the load will be absorbed by the measurement system, a maximum of 500 mW at 1 kW. The post-demodulation filtering and slope-calibration arrangements should be chosen from other applications described here, to meet the particular system requirements. The 1 nF capacitor lowers the risk of HF signals entering the AD8307 via the load.

![Figure 21. 1 μW to 1 kW 50 Ω Power Meter](image)

Measurement System with 120 dB Dynamic Range

The dynamic range of the AD8307 can be extended further—from 90 dB to over 120 dB—by the addition of an X-AMP® such as the AD603. This type of variable gain amplifier exhibits a very exact exponential gain control characteristic, which is another way of stating that the gain varies by a constant number of decibels for a given change in the control voltage. For the AD603, this scaling factor is 40 dB/V, or 25 mV/db. It will be apparent that this property of a linear-in-dB response is characteristic of log amps; indeed, the AD8307 exhibits the same scaling factor.

The AD603 has a very low input referred noise: 1.3 nV/√Hz at its 100 Ω input, or 0.9 nV/√Hz when matched to 50 Ω, equivalent to 0.4 µV rms, or –115 dBm, in a 200 kHz bandwidth. It is also capable of handling inputs in excess of 1.4 V rms, or +16 dBm. It is thus able to cope with a dynamic range of over 130 dB in this particular bandwidth.

Now, if the gain control voltage for the X-AMP is derived from the output of the AD8307, the effect will be to raise the gain of this front-end stage when the signal is small and lower it when it is large, but without altering the fundamental logarithmic nature of the response. This gain range is 40 dB, which, combined with the 90 dB range of the AD8307, again corresponds to a 130 dB range.

![Figure 22. 120 dB Measurement System](image)
Operation at Low Frequencies

The AD8307 provides excellent logarithmic conformance at signal frequencies that may be arbitrarily low, depending only on the values used for the input coupling capacitors. It may also be desirable to add a low-pass input filter in order to desensitize the log amp to HF signals. Figure 24 shows a simple arrangement, providing coupling with an attenuation of 20 dB; the intercept is shifted up by this attenuation, from -84 dBm to -64 dBm, and the input range is now 0.5 mV to 20 V (sine amplitude).

A high-pass 3 dB corner frequency of nominally 3 Hz is set by the 10 μF coupling capacitors C1 and C2, which are preferably tantalum electrolytics (note the polarity) and a low-pass 3 dB corner frequency of 200 kHz (set by C3 and the effective resistance at the input of 1 kΩ). The -1% amplitude error points occur at 20 Hz and 30 kHz. These are readily altered to suit other applications by simple scaling. When C3 is zero, the low-pass corner is at 200 MHz. Note that the lower end of the dynamic range is improved by this capacitor, which essentially provides an HF short circuit at the input, thus significantly lowering the wideband noise; the noise reduction is about 2 dB compared to the case when the AD8307 is driven from a 50 Ω source.

To ensure that the output is free of post-demodulation ripple, it is necessary to lower the low-pass filter time constant. This is provided by C5; with the value shown, the output time constant is 125 ms. (See Figure 20 for a more elaborate filter.) Finally, to improve the law conformance at very low signal levels and at low frequencies, C4 has been added to the offset compensation loop.

DC-Coupled Applications

It may occasionally be necessary to provide response to dc inputs. Since the AD8307 is internally dc-coupled, there is no fundamental reason why this is precluded. However, there is a practical constraint, which is that its inputs must be positioned about 2 V above the COM potential for proper biasing of the first stage. If it happens that the source is a differential signal at this level, it may be directly connected to the input. For example, a microwave detector can be ac-coupled at its RF input and its baseband load then automatically provided by the floating RIN and CIN of the AD8307, at about VFP/2.

Usually, the source will be a single-sided ground-referenced signal, and it will therefore be necessary to provide a negative supply for the AD8307. This can be achieved as shown in Figure 25. The output is now referenced to this negative supply, and it is necessary to provide an output interface that performs a differential-to-single-sided conversion. This is the purpose of the AD830. The slope may be arranged to be 20 mV/dB, when the output ideally runs from zero, for a dc input of 10 mV, to 2.2 V for an input of 4 V. The AD8307 is fundamentally insensitive to the sign of the input signal, but with this biasing scheme, the maximum negative input is constrained to about -1.5 V.

The transfer function after trimming and with R7 = 0, is

$$V_{OUT} = (0.4V) \log_{10} \left( \frac{V_{IN}}{10 \mu V} \right)$$
The intercept can be raised, for example, to 100 µV, with the rationale that the dc precision does not warrant operation in the first decade (from 10 µV to 100 µV). Likewise, the slope can be raised to 50 mV/dB, using \( R_7 = 3 \, k\Omega \), \( R_8 = 2 \, k\Omega \), or to 100 mV/dB, to simplify decibel measurements on a DVM, using \( R_7 = 8 \, k\Omega \), \( R_8 = 2 \, k\Omega \), which raises the maximum output to 11 V, thus requiring a 15 V supply for the AD830. The output may be made to swing in a negative direction by simply reversing Pins 1 and 2. Low-pass filtering capacitor \( C_3 \) sets the output rise time to about 1 ms.

Next, it is necessary to set the intercept. This is the purpose of \( VR_2 \), which should be adjusted after \( VR_1 \). The simplest method is to short the input and adjust \( VR_2 \) for an output of 0.3 V, corresponding to the noise floor. For more exacting applications, a temporary sinusoidal test voltage of 1 mV in amplitude, at about 1 MHz, should be applied, which may require the use of a temporary on-board input attenuator. For 20 mV/dB scaling, a 10 µV dc intercept (which is 6 dB below the ac intercept) requires adjusting the output to 0.68 V; for 100 mV/dB scaling, this becomes 3.4 V. If a 100 µV intercept is preferred (usefully lowering the maximum output voltage), these become 0.28 V and 1.4 V, respectively.

Finally, the slope must be adjusted. This can be performed by applying a low frequency square wave to the main input, having precisely determined upper and lower voltage levels, provided by a programmable waveform generator. A suitable choice is a 100 Hz square wave with levels of 10 mV and 1 V. The output will be a low-pass filtered square wave, and its amplitude should be 0.8 V for 20 mV/dB scaling, or 4 V for 100 mV/dB scaling.

**Operation above 500 MHz**

The AD8307 is not intended for use above 500 MHz. However, it does provide useful performance at higher frequencies. Figure 27 shows a plot of the logarithmic output of the AD8307 for an input frequency of 900 MHz. The device shows good logarithmic conformance from \(-50 \text{ dBm} \) to \(-10 \text{ dBm} \). There is a bump in the transfer function at \(-5 \text{ dBm} \), but if this is acceptable, the device is usable over a 60 dB dynamic range (\(-50 \text{ dBm} \) to \(+10 \text{ dBm} \)).

---

**Figure 26. Ideal Output and Law-Conformance Error for the DC-Coupled AD8307 at 50 mV/dB**

Figure 26 shows the output and the law-conformance error, in the absence of noise and input offset, for the 50 mV/dB option. Note that the error ripple for dc excitation is about twice that for the more usual sinusoidal excitation. In practice, both the noise and the internal offset voltage will degrade the accuracy in the first decade of the dynamic range. The latter is now manually nulled, by \( VR_1 \), using a simple method that ensures very low residual offsets.

A temporary ac signal, typically a sine wave of 100 mV in amplitude at a frequency of about 100 Hz, is applied via the capacitor at node TEMP; this has the effect of disturbing the offset-nulling voltage. The output voltage is then viewed on an oscilloscope and \( VR_1 \) is adjusted until the peaks of the (frequency-doubled) waveform are exactly equal in amplitude. This procedure can provide an input null down to about 10 µV. The temperature drift is very low, though not specified since the AD8307 is not principally designed to operate as a baseband log amp; in ac modes this offset is continuously and automatically nulled.

---

**Figure 27. Output vs. Input Level for a 900 MHz Input Signal**

---
OUTLINE DIMENSIONS

8-Lead Plastic Dual In-Line Package [PDIP]  
(N-S)  
Dimensions shown in inches and (millimeters)

8-Lead Standard Small Outline Package [SOIC]  
(R-S)  
Dimensions shown in millimeters and (inches)

Revision History

Location  Page
6/03—Data Sheet changed from REV. A to REV. B. .......................................................... Universal
Renumbered TPCs and Figures ......................................................................................... 3
Changes to ORDERING GUIDE ....................................................................................... 17
Changes to Figure 24 .......................................................................................................... 18
Deleted Evaluation Board information .............................................................................. 19
Updated OUTLINE DIMENSIONS ....................................................................................... 19