Features

• Ultra High Performance
  – System Speeds to 100 MHz
  – Array Multipliers > 50 MHz
  – 10 ns Flexible SRAM
  – Internal Tri-state Capability in Each Cell

• FreeRAM™
  – Flexible, Single/Dual Port, Synchronous/Asynchronous 10 ns SRAM
  – 2,048 - 18,432 Bits of Distributed SRAM Independent of Logic Cells

• 128 - 384 PCI Compliant I/Os
  – Programmable Output Drive
  – Fast, Flexible Array Access Facilitates Pin Locking
  – Pin-compatible with XC4000, XC5200 FPGAs

• 8 Global Clocks
  – Fast, Low Skew Clock Distribution
  – Programmable Rising/Falling Edge Transitions
  – Distributed Clock Shutdown Capability for Low Power Management
  – Global Reset/Asynchronous Reset Options
  – 4 Additional Dedicated PCI Clocks

• Cache Logic® Dynamic Full/Partial Re-configurability In-System
  – Unlimited Re-programmability via Serial or Parallel Modes
  – Enables Adaptive Designs
  – Enables Fast Vector Multiplier Updates
  – QuickChange™ Tools for Fast, Easy Design Changes

• Pin-compatible Package Options
  – Plastic Leaded Chip Carriers (PLCC)
  – Thin, Plastic Quad Flat Packs (LQFP, TQFP, PQFP)

• Industry-standard Design Tools
  – Seamless Integration (Libraries, Interface, Full Back-annotation) with
    Everest, Exemplar™, Mentor®, OrCAD®, Synopsys®, Verilog®, Viewlogic®,
    Synplicity®
  – Timing Driven Placement & Routing
  – Automatic/Interactive Multi-chip Partitioning
  – Fast, Efficient Synthesis
  – Over 75 Automatic Component Generators Create 1000s
    of Reusable, Fully Deterministic Logic and RAM Functions

• Easy Migration to Atmel Gate Arrays for High Volume Production

• Supply Voltage 3.3V
• 5V I/O Tolerant

Summary

Note: This is a summary document. A complete document is available on our web site at www.atmel.com.
Description

The AT40KAL is a family of fully PCI-compliant, SRAM-based FPGAs with distributed 10 ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data), automatic component generators, and range in size from 5,000 to 50,000 usable gates. I/O counts range from 128 to 384 in industry standard packages ranging from 84-pin PLCC to 352-ball Square BGA, and support 3.3V designs.

The AT40KAL is designed to quickly implement high-performance, large gate count designs through the use of synthesis and schematic-based tools used on a PC or Sun platform. Atmel's design tools provide seamless integration with industry standard tools such as Synplicity, ModelSim, Exemplar and Viewlogic. See the “IDS Datasheet” available on the Atmel web site (http://www.atmel.com/atmel/acrobat/doc1421.pdf) for a list of other supported tools.

The AT40KAL can be used as a coprocessor for high-speed (DSP/processor-based) designs by implementing a variety of computation intensive, arithmetic functions. These include adaptive finite impulse response (FIR) filters, fast Fourier transforms (FFT), convolvers, interpolators and discrete-cosine transforms (DCT) that are required for video compression and decompression, encryption, convolution and other multimedia applications.

Table 1. AT40KAL Family(1)

<table>
<thead>
<tr>
<th>Device</th>
<th>AT40K05AL</th>
<th>AT40K10AL</th>
<th>AT40K20AL</th>
<th>AT40K40AL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usable Gates</td>
<td>5K - 10K</td>
<td>10K - 20K</td>
<td>20K - 30K</td>
<td>40K - 50K</td>
</tr>
<tr>
<td>Rows x Columns</td>
<td>16 x 16</td>
<td>24 x 24</td>
<td>32 x 32</td>
<td>48 x 48</td>
</tr>
<tr>
<td>Cells</td>
<td>256</td>
<td>576</td>
<td>1,024</td>
<td>2,304</td>
</tr>
<tr>
<td>Registers</td>
<td>496(1)</td>
<td>954(1)</td>
<td>1,520(1)</td>
<td>3,048(1)</td>
</tr>
<tr>
<td>RAM Bits</td>
<td>2,048</td>
<td>4,608</td>
<td>8,192</td>
<td>18,432</td>
</tr>
<tr>
<td>I/O (Maximum)</td>
<td>128</td>
<td>192</td>
<td>256</td>
<td>384</td>
</tr>
</tbody>
</table>

Note: 1. Packages with FCK will have 8 less registers.

Fast, Flexible and Efficient SRAM

The AT40KAL FPGA offers a patented distributed 10 ns SRAM capability where the RAM can be used without losing logic resources. Multiple independent, synchronous or asynchronous, dual-port or single-port RAM functions (FIFO, scratch pad, etc.) can be created using Atmel's macro generator tool.

Fast, Efficient Array and Vector Multipliers

The AT40KAL’s patented 8-sided core cell with direct horizontal, vertical and diagonal cell-to-cell connections implements ultra fast array multipliers without using any busing resources. The AT40KAL’s Cache Logic capability enables a large number of design coefficients and variables to be implemented in a very small amount of silicon, enabling vast improvement in system speed at much lower cost than conventional FPGAs.
Cache Logic Design

The AT40KAL, AT6000 and FPSLIC families are capable of implementing Cache Logic (dynamic full/partial logic reconfiguration, without loss of data, on-the-fly) for building adaptive logic and systems. As new logic functions are required, they can be loaded into the logic cache without losing the data already there or disrupting the operation of the rest of the chip; replacing or complementing the active logic. The AT40KAL can act as a reconfigurable coprocessor.

Automatic Component Generators

The AT40KAL FPGA family is capable of implementing user-defined, automatically generated, macros in multiple designs; speed and functionality are unaffected by the macro orientation or density of the target device. This enables the fastest, most predictable and efficient FPGA design approach and minimizes design risk by reusing already proven functions. The Automatic Component Generators work seamlessly with industry standard schematic and synthesis tools to create the fastest, most efficient designs available.

The patented AT40KAL series architecture employs a symmetrical grid of small yet powerful cells connected to a flexible busing network. Independently controlled clocks and resets govern every column of cells. The array is surrounded by programmable I/O.

Devices range in size from 5,000 to 50,000 usable gates in the family, and have 256 to 3,048 registers. Pin locations are consistent throughout the AT40KAL series for easy design migration in the same package footprint. The AT40KAL series FPGAs utilize a reliable 0.35μ triple-metal, CMOS process and are 100% factory-tested. Atmel’s PC- and workstation-based integrated development system (IDS) is used to create AT40KAL series designs. Multiple design entry methods are supported.

The Atmel architecture was developed to provide the highest levels of performance, functional density and design flexibility in an FPGA. The cells in the Atmel array are small, efficient and can implement any pair of Boolean functions of (the same) three inputs or any single Boolean function of four inputs. The cell’s small size leads to arrays with large numbers of cells, greatly multiplying the functionality in each cell. A simple, high-speed busing network provides fast, efficient communication over medium and long distances.

For a complete version of this datasheet, refer to the FPGA section of the Atmel web site, www.atmel.com.
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems.

©Atmel Corporation 2004. All rights reserved. Atmel® and combinations thereof, Cache Logic® are the registered trademarks, and FreeRAM™ and QuickChange™ are the trademarks of Atmel Corporation or its subsidiaries. Verilog® and OrCAD® are the registered trademarks of Cadence Design Systems, Inc. Mentor® is the registered trademark, and Exemplar™ is the trademark of Mentor Graphics. Synopsys® is the registered trademark of Synopsys, Inc. Viewlogic™ is the trademark of Viewlogic Systems, Inc. Synplicity® is the registered trademark of Synplicity, Inc. Other terms and product names may be the trademarks of others.