## FAN5235

## System Electronics Regulator for Mobile PCs

## Features

－Synchronous rectification
－$\pm 1 \%$ precision internal reference
－＞90\％efficiency
－Input and output voltage feedback
－ 5.4 V to 24 V input voltage range
－Internally set $300 \mathrm{kHz} \pm 15 \%$ oscillator
－ 5 V and 3.3 V Main outputs switch out of phase
－5V－ALWAYS and 3．3V－ALWAYS outputs
－Adjustable boost converter for 12 V
－Boost converter slaved to 5V Main
－Input UVLO
－Outputs OVP of Buck Converters
－Precision current limit option for 5V，3．3V Main
－Power Good Voltage Monitor

## Applications

－Notebook PCs and PDAs
－Hand－held portable instruments

## Description

The FAN5235 is a high efficiency and high precision DC／DC controller for notebook converters．Utilization of both input and output voltage feedback in a current－mode control allows for fast and stable loop response over a wide range of input and output voltage variations．The two main regulators switch out of phase to minimize input ripple current．

Current sense based on MOSFET Rdson gives maximum efficiency，while also permitting use of a sense resistor for high accuracy．An externally adjustable boost converter can be set to generate 12 V ．

The FAN5235 is available in a 24－pin QSOP package，and in a 24－pin TSSOP package．

## Typical Application



## Pin Assignments



## Pin Description

| Pin Name | Pin Number | Pin Function Description |
| :--- | :---: | :--- |
| VIN | 1 | Input power. |
| 3.3V-ALWAYS | 2 | 3.3V Always on linear regulator. Load current on pins 2 and 6 must not exceed <br> 50 mA total. |
| CPUMP3.3 | 3 | Charge Pump 3.3V. High side Gate drive voltage for 3.3V. This pin is to be <br> connected to SW3.3 through a 100nF cap. and to 5V-ALWAYS through a diode |
| HSD3.3 | 4 | High-side gate driver for 3.3V. Connect this pin directly to the gate of an <br> N-channel MOSFET. The trace from this pin to the MOSFET gate should be < 1". |
| SW3.3 | 5 | High side FET Source and Low Side FET Drain Switching Node. Switching <br> node for 3.3V. |
| 5V-ALWAYS | 6 | 5V Always on linear regulator output. The sum of the load currents on pins 2 <br> and 6 must not exceed 50mA total. |
| LSD3.3 | 7 | Low-side gate driver for 3.3V. Connect this pin directly to the gate of an <br> N-channel MOSFET. The trace from this pin to the MOSFET gate should be < 1". |
| GND3.3 | 8 | Ground for 3.3V MOSFET. |
| ISEN3.3 | 9 | Current sense for 3.3V. This pin should be connected to the Drain of the bottom <br> Mosfet with an appropriate resistor and an RC filter. See Application Section. |
| VFB3.3 | 10 | Voltage feedback for 3.3V. |
| SDN3.3 | 11 | Soft Start and ON/OFF for 3.3V. OFF=GND. ON=open with SDWN=High. Use <br> open collector device for control. |
| PGOOD | 12 | Power Good Flag. An open collector output that will be logic low if any output <br> voltage is not above 89\% of the nominal output voltage. |
| SDWN | 13 | Master Shutdown. Shutdown for all power. Off when low. When high <br> $5 V / 3.3 V-A L W A Y S ~ a r e ~ O N ~ w h i l e ~ 5 V / 3.3 V-M a i n ~ a r e ~ r e a d y ~ t o ~ t u r n ~ o n ~ i f ~ S D N 5, ~$ <br> SDN3.3 go open. |
| SGND | 14 | Signal ground. <br> VFB12$\quad 15$ |
| SW12 | 16 | Voltage feedback for 12V. <br> FET driver for 12V Boost. <br> SDN5$\quad 17$ |
| EFB5 | 18 | Enable/Soft Start for 5V and 12V. Soft start and ON/OFF for 5V \& 12V. <br> OFF=Grounded. ON=open with SDWN=High. |
| Voltage feedback for 5V. |  |  |
| LSD5 | 20 | Ground for 5V MOSFET. <br> Low side FET driver for 5V. Connect this pin directly to the gate of an N-channel <br> MOSFET. The trace from this pin to the MOSFET gate should be < 1". |

Pin Description (Continued)

| Pin Name | Pin Number | Pin Function Description |
| :--- | :---: | :--- |
| ISEN5 | 21 | Current Sense for 5V. This pin should be connected to the drain of the bottom <br> Mosfet using appropriate resistor and RC filter. See Application Section. |
| SW5 | 22 | High Side Driver Source and Low Side Driver Drain Switching Node. <br> Switching node for 5V. |
| HSD5 | 23 | High side FET driver for 5V. Connect this pin directly to the gate of an N-channel <br> MOSFET. The trace from this pin to the MOSFET gate should be < 1". |
| CPUMP5 | 24 | Charge Pump 5V. High side Gate drive voltage for 5V. High side Gate drive <br> voltage for 5V. This pin is to be connected to SW5 through a 100nF cap. and to <br> 5V-ALWAYS through a diode. |

## Absolute Maximum Ratings ${ }^{1}$

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN }}$ |  | -0.3 |  | 27 | V |
| SW, ISEN Pins,SDWN Pin |  | -0.3 |  | 27 | V |
| CPUMP, HSD Pins |  | -0.3 |  | 33 | V |
| SDN, VFB, V_always pins |  | -0.3 |  | 6.5 | V |
| CPUMP to SW pins, and all other pins | -0.3 |  | 6.5 | V |  |
| The sum of the load currents on pins 2 and 6 must not exceed 60mA total |  |  |  |  |  |

## Note:

1. Stresses beyond "Absolute Maximum Ratings" may cause permanent device damage. Continuous exposure to absolute maximum rating conditions may affect device reliability. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied.

## Recommended Operating Conditions

| Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ | +5.4 V to 24 V |
| :--- | :--- |
| Ambient Temperature, $\mathrm{T}_{\mathrm{A}}$ | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Thermal Information

| Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $88^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :--- | :---: |
| Thermal Resistance, $\theta_{\mathrm{JC}}$ | QSOP | $28.5^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | TSSOP | $16^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |
| Maximum Lead Temperature, Soldering 10 Sec |  | $300^{\circ} \mathrm{C}$ |

## ELECTRICAL SPECIFICATIONS

## Operating Conditions

Recommended Operating Conditions Unless Noted Refers to Block Diagrams

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ Input Supply Voltage | (DC loading only) Note 1 | 5.4 |  | 24 | V |
| Input Quiescent Current | H/LSD Open |  | 1.4 | 3 | mA |
|  | Stand-by |  | 300 | 400 | $\mu \mathrm{A}$ |
|  | Shut-down |  | <1 | 5 | $\mu \mathrm{A}$ |
| Input UVLO Threshold | Rising Vbat | 4.3 | 4.7 | 5.1 | V |
|  | hysteresis |  | 500 |  | mV |
| 5V and 3.3V Main Regulators |  |  |  |  |  |
| Output Voltage Precision | 0.1 to 5.5A, 5.4 to 24 V | -2 |  | +2 | \% |
| Oscillator Frequency, fosc |  | 255 | 300 | 345 | kHz |
| HSD On-Resistance, pull up |  |  | 7 | 12 | $\Omega$ |
| HSD On Resistance pull down |  |  | 4 | 10 | $\Omega$ |
| LSD On-Resistance, pull up |  |  | 6 | 9 | $\Omega$ |
| LSD On Resistance pull down |  |  | 5 | 8 | $\Omega$ |
| HSD On Output, $\mathrm{V}_{\text {CPUMP }}-\mathrm{V}_{\mathrm{GS}}$ | $I=10 \mu \mathrm{~A}$ |  |  | 100 | mV |
| HSD Off Output, $\mathrm{V}_{\mathrm{GS}}$ | $I=10 \mu \mathrm{~A}$ |  |  | 100 | mV |
| LSD On Output, $\mathrm{V}_{5 \mathrm{~V} \text {-Always }}-\mathrm{V}_{\mathrm{GS}}$ | $\mathrm{I}=10 \mu \mathrm{~A}$ |  |  | 100 | mV |
| LSD Off Output, $\mathrm{V}_{\mathrm{GS}}$ | $I=10 \mu \mathrm{~A}$ |  |  | 100 | mV |
| Ramp Amplitude, pk-pk | $\mathrm{VIN}=16 \mathrm{~V}$ |  | 2 |  | V |
| Ramp Offset |  |  | 0.5 |  | V |
| Ramp Gain from $\mathrm{V}_{\mathrm{IN}}$ |  |  | 125 |  | $\mathrm{mV} / \mathrm{V}$ |
| Error Amplifier GBW |  |  | 3 |  | MHz |
| Current Limit Threshold | $\mathrm{R} 2, \mathrm{R} 8=1 \mathrm{~K} \Omega$ | 90 | 135 | 180 | $\mu \mathrm{A}$ |
| Over Voltage Threshold | $2 \mu \mathrm{~s}$ delay | 110 | 115 | 120 | \%VO |
| Under Voltage Threshold | $2 \mu \mathrm{~s}$ delay | 70 | 75 | 80 | \%VO |
| SDN/SS Full On Voltage Min. | (End of Soft Start) | 4.2 |  |  | V |
| SDN/SS Full Off Voltage Max. |  |  |  | 800 | mV |
| Max Duty Cycle |  |  | 94 |  | \% |
| Min PWM Time |  |  | 200 |  | nsec |
| VFB3.3 Input Leakage Current |  | 40 | 55 | 70 | $\mu \mathrm{A}$ |
| 12V Regulator |  |  |  |  |  |
| Output Voltage Precision | $\begin{gathered} \mathrm{V}-5=4.9 \text { to } 5.1 \mathrm{~V} \\ \text { and lo}=0 \text { to } 150 \mathrm{~mA} \end{gathered}$ | -2 |  | +2 | \% |
| $\mathrm{V}_{\mathrm{FB} 12}$ |  |  | 2.472 |  | V |
| $\mathrm{V}_{\text {FB12 }}$ Input Current | Note 2 |  | 100 | 200 | nA |
| Oscillator Frequency ( $\mathrm{f}_{\text {osc }} / 3$ ) |  | 85 | 100 | 115 | kHz |
| Gate Drive On-Resistance | High or Low |  | 6 | 12 | $\Omega$ |

Operating Conditions (Continued)
Recommended Operating Conditions Unless Noted Refers to Block Diagrams

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12V Regulator (Continued) |  |  |  |  |  |
| On Output, $\mathrm{V}_{5 \mathrm{~V} \text {-Always }} \mathrm{V}_{\mathrm{GS}}$ | $\mathrm{I}=10 \mu \mathrm{~A}$ |  |  | 100 | mV |
| Off Output, $\mathrm{V}_{\mathrm{GS}}$ | $\mathrm{I}=10 \mu \mathrm{~A}$ |  |  | 100 | mV |
| Ramp Amplitude, pk-pk |  |  | 2 |  | V |
| Error Amplifier GBW |  |  | 1 |  | MHz |
| Under Voltage Shut Down | $2 \mu \mathrm{~s}$ delay | 70 | 76 | 80 | \%V |
| Over Voltage Shut Down | Measured at $\mathrm{VFB}_{12}$ |  | 115 |  | \% $\mathrm{V}_{\mathrm{O}}$ |
| Min Duty Cycle |  | 0 |  |  | \% |
| Max Duty Cycle | (By design) | 32 | 33 | 34 | \% |
| 5V and 3.3V Always |  |  |  |  |  |
| Bypass Switch rdson |  |  | 1.3 | 1.5 | $\Omega$ |
| Linear Regulator Accuracy | 5.6 to $24 \mathrm{~V}, 0$ to 50 mA , 5V Main On or Off | -3.3 |  | 2 | \% |
| Rated Output Current | $\mathrm{I}_{3.3}+\mathrm{I}_{5}$ | 0 |  | 50 | mA |
| Over-current Limit | $2 \mu \mathrm{~s}$ delay | 100 | 180 |  | mA |
| Under-voltage Threshold | $2 \mu \mathrm{~s}$ delay | 70 | 75 | 80 | \% |
| Reference |  |  |  |  |  |
| Internal Reference Accuracy | $0-70^{\circ} \mathrm{C}$ | -1 |  | 1 | \% |
| Control Functions |  |  |  |  |  |
| SDWN Off Voltage Max. |  |  |  | 800 | mV |
| SDWN On Voltage Min. |  | 3 |  |  | V |
| Over-temperature Shutdown, $\mathrm{t}_{\mathrm{j}}$ |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Over-temperature Hysteresis |  |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |
| PGOOD Threshold | PWM Buck Converters | -14 | -11 | -8.5 | \% $\mathrm{V}_{\mathrm{O}}{ }^{1}$ |
| PGOOD Sink Current |  | -4 |  |  | mA |
| PGOOD leakage |  |  |  | 1 | $\mu \mathrm{A}$ |
| +5V Analog Softstart | Css=100nF |  | 65 |  | msec |
| +3.3V Analog Softstart | Css=100nF |  | 65 |  | msec |
| Soft Start Current |  |  | 5 |  | $\mu \mathrm{A}$ |
| PGOOD Min Pulse Width | Note 2 | 5 | 10 |  | $\mu \mathrm{s}$ |

## Notes

1. The minimum input voltage does not include voltage drop in the source supply due to source resistance. It is operating voltage for static load conditions. To get acceptable load transient performance, the input voltage required will be much higher, in the 7.5 to 8.5 volt range or even higher depending on the severity of dynamic load, source impedance and input and output capacitance and inductor values. The user should thoroughly test the performance at minimum input voltage using intended component values and transient loading.
2. Min/Max specifications are guaranteed by design.


Figure 1. FAN5235 5V/3.3V Internal Block Diagram of PWM Loop


Figure 2. FAN5235 12V Internal Block Diagram


Figure 3. FAN5235 5V/3.3V—ALWAYS Internal Block Diagram

## Functional Description

The FAN5235 is a high efficiency and high precision DC/DC controller for notebook and other portable applications. It provides all of the voltages necessary for system electronics: $5 \mathrm{~V}, 3.3 \mathrm{~V}, 12 \mathrm{~V}$, and both 3.3 V -ALWAYS and 5 V -ALWAYS. Utilization of both input and output voltage feedback in a current-mode control allows for fast loop response over a wide range of input and output variations. Current sense based on MOSFET $\mathrm{R}_{\mathrm{DS} \text {, on }}$ gives maximum efficiency, while also permitting the use of a sense resistor for high accuracy.

### 3.3V and 5V Architecture

The 3.3 V and 5 V switching regulator outputs of the FAN5235 are generated from the unregulated input voltage using synchronous buck converters. Both high side and lowside MOSFETs are N -channel.

The 3.3 V and 5 V switchers have pins for current sensing and for setting of output over-current threshold using MOSFET $\mathrm{R}_{\mathrm{DS}, \text { on }}$. Each converter has a pin for voltage-sense feedback, a pin that shuts down the converter, and a pin for generating the boost voltage to drive the high-side MOSFET.

The following discussion of the FAN5235 design will be done with reference to Figures 1 through 4, showing the internal block diagram of the IC.

### 3.3V and 5V PWM Current Sensing

Peak current sensing is done on the low side driver because of the very low duty-cycle on the high side MOSFET. The current is sampled 50 ns after turn on and the value is held for current feedback and over-current limit.

### 3.3V and 5V PWM Loop Compensation

The 3.3 V and 5 V control loops of the FAN5235 function as voltage mode with current feedback for stability. They each have an independent voltage feedback pin, as shown in Figure 1. They use voltage feed-forward to guarantee loop rejection of input voltage variation: that is to say that the PWM (pulse width modulation) ramp amplitude is varied as a function of the input voltage. Compensation of the control loops is done entirely internally using current-mode feedback compensation. This scheme allows the bandwidth and phase margin to be almost independent of output capacitance and ESR.

### 3.3V and 5V PWM Current Limit

The 3.3 V and 5 V converters each sense the voltage across their own low-side MOSFET to determine whether to enter current limit. If an output current in excess of the current limit threshold is measured then the converter enters a pulse skipping mode where Iout is equal to the over-current (OC) set limit. After 8 clock cycles then the regulator is latched off (HSD and LSD off). This is the likely scenario in the case of a "soft" short. If the short is "hard" it will instantly trigger the under-voltage protection which again will latch the regulator off (HSD and LSD off) after a $2 \mu$ s delay.

Selection of a current-limit set resistor must include the tolerance of the current-limit trip point, the MOSFET on resistance and temperature coefficient, and the ripple current, in addition to the maximum output current.

Example: Maximum DC output current on the 5 V is 5 A , the MOSFET $\mathrm{R}_{\mathrm{DS}, \text { on }}$ is $17 \mathrm{~m} \Omega$, and the inductor is $5 \mu \mathrm{H}$ at a current of 5A. Because of the low $\mathrm{R}_{\mathrm{DS} \text {,on }}$, the low-side MOSFET will have a maximum temperature (ambient + self-heating) of only $75^{\circ} \mathrm{C}$, at which its $\mathrm{R}_{\mathrm{DS} \text {, on }}$ increases to $20 \mathrm{~m} \Omega$.

Peak current is DC output current plus peak ripple current:

$$
\mathrm{I}_{\mathrm{pk}} \approx \mathrm{I}_{\mathrm{dc}}+\frac{\mathrm{TV}_{0}}{2 \mathrm{~L}}=5 \mathrm{~A}+\frac{4 \mu \mathrm{sec} \cdot 5 \mathrm{~V}}{2 \cdot 5 \mu \mathrm{H}}=7 \mathrm{~A}
$$

where T is the maximum period, $\mathrm{V}_{\mathrm{O}}$ is output voltage, and L is the inductance. This current generates a voltage on the low-side MOSFET of $7 \mathrm{~A} \cdot 20 \mathrm{~m} \Omega=140 \mathrm{mV}$. The current limit threshold is typically 150 mV (worst-case 135 mV ) with $\mathrm{R} 2=1 \mathrm{~K} \Omega$, and so this value is suitable. R 2 could be increased a further $10 \%$ if additional noise margin is deemed necessary.

## Precision Current Limit

Precision current limiting can be achieved by placing a discrete sense resistor between the source of the low-side MOSFET and ground.

In this case, current limit accuracy is set by the tolerance of the IC, $+10 \%$.


Figure 4. Using a Precision Current Sense Resistor

## Shutdown (SDWN)

The $\overline{\text { SDWN }}$ pin turns off all 5 converters $(+5 \mathrm{~V},+3.3 \mathrm{~V}$, and $+12 \mathrm{~V}, 5 \mathrm{~V} / 3.3 \mathrm{~V}-\mathrm{ALWAYS}$ ) and puts the FAN5235 into a lowpower mode (Shutdown mode).

This mode of operation implies the use of a push button switch between $\overline{\text { SDWN }}$ and Vin. Pushing the button allows (for the duration of the contact) to power the 3.3V-ALWAYS and 5 V -ALWAYS long enough for the uC to power up and in turn latch the SDWN pin high.

Once the $\overline{\text { SDWN }}$ is high then the ALWAYS voltages are enabled to go high if the respective $\overline{\text { SDN3 } 3.3}$ and $\overline{\text { SDN5 }}$ go high.

## MAIN 3.3V and 5V Softstart, Sequencing and Stand-by

Softstart of the 3.3 V and 5 V converters is accomplished by means of an external capacitor between pins $\overline{\text { SDN3.3 }}$ ( $\overline{\text { SDN5 }}$ ) and ground.

The 3.3V (5V) main converter is turned ON if $\overline{\text { SDWN }}$ and $\overline{\text { SDN3.3 }}(\overline{\text { SDN5 }}$ ) are both high and is turned off if either $\overline{\text { SDWN }}$ or $\overline{\text { SDN3.3 }}$ ( $\overline{\mathrm{SDN5} 5}$ ) is low.

Stand-by mode is defined as the condition by which V-Mains are OFF and V-ALWAYS are ON ( $\overline{\mathrm{SDWN}}=1$ and $\overline{\mathrm{SDN} 3.3}=\overline{\mathrm{SDN5}}=0$ ).

## ALWAYS mode of Operation

If it is desired that 5 V -ALWAYS and 3.3 V -ALWAYS are always ON then the SDWN pin must be connected to Vin permanently. This way the two ALWAYS regulators come up as soon as there is power while the state of the Main regulators can be controlled via the $\overline{\text { SDN5 }}$ and $\overline{\text { SDN3.3 }}$ pins.

## Sequencing Table

| SDN5 | SDN3.3 | SDWN | 3V\&5V <br> ALWAYS | 5V <br> MAIN | 3.3V <br> MAIN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 |

### 3.3V Voltage Adjustment

The output voltage of the 3.3 V converter can be increased by as much as $10 \%$ by inserting a resistor divider in the feedback line. The feedback pin impedance is about $66 \mathrm{~K} \Omega$. Thus, for example, to increase the output of the 3.3 V converter by $10 \%$, use a $2.21 \mathrm{~K} \Omega / 33.2 \mathrm{~K} \Omega$ divider.

Note that the output of the 5 V regulator cannot be adjusted. The feedback line of the 5 V regulator is used internally as a 5 V supply and, therefore, cannot tolerate any impedance in series with it.

### 3.3V and 5V Main Overvoltage Protection (Soft Crowbar)

When the output voltage of the 3.3 V (or the 5 V ) converter exceeds approximately $115 \%$ of nominal, the converter enters the over-voltage (OV) protection mode, with the goal of protecting the load from damage. During operation, severe load dump or a short of an upper MOSFET could cause the output voltage to increase significantly over normal operation range without circuit protection. When the output exceeds the overvoltage threshold, the over-voltage comparator forces the lower gate driver high and turns the lower MOSFET on. This will pull down the output voltage and eventually may blow the battery fuse. As soon as output voltage drops below the threshold, OVP comparator is disengaged.

The OVP scheme also provides a soft crowbar function (bang-bang control followed by blow of the fuse) which helps to tackle severe load transients but does not invert output voltage when activated-a common problem for OVP schemes with a latch. The prevention of output inversion eliminates the need for a Schottky diode across the load.

### 3.3V and 5V Under-voltage Protection

When the output voltage of either the 3.3 V or 5 V falls below $75 \%$ of the nominal value, both converters, go into undervoltage (UV) protection, after a 2 usec delay. In undervoltage protection, the high and low side MOSFETs are turned off. Once under-voltage protection is triggered, it remains on until power is recycled or the $\overline{\text { SDWN }}$ pin is reset.

## 12V Architecture

The 12 V converter is a traditional non-isolated fly-back (also known as a "boost" converter). The converter's input voltage is the +5 V switcher output, so that +12 V can only be present if +5 V is present. Also, if the external MOSFET is off, the output of the +12 V converter is +5 V , not zero. This in turn will provide non-zero output for the 12 V regulator.

For complete turn-off of the 12 V regulator an external P-channel MOSFET or an LDO regulator with on/off control may be used. If an LDO is used for 12 V then the boost converter should be set to 13.2 V using the external resistor divider network.

## 12V Loop Compensation

The 12 V converter should be run in discontinuous conduction mode. In this mode, the converter will be stable if a capacitor with suitable ESR value is selected. A 68uF tantalum with 500 mA ripple current rating and $95 \mathrm{~m} \Omega$ is recommended here.

## 12V Protection

The 12 V converter is protected against overvoltage. If the 12 V feedback is more than $10-15 \%$ above the nominal set voltage, a comparator forces the MOSFET off until the voltage falls below the comparator threshold.

The 12 V converter is also protected against over-current. If a short circuit pulls the output below 9 V , all of the switching converters go into UV protection, after a $2 \mu$ s delay. In UV protection, all MOSFETs are turned off. Once UV protection is triggered, it remains on until the input power is recycled or the $\overline{\text { SDWN }}$ is reset.

## 12V Softstart and Sequencing

The 12 V output is started at the same time as the 5 V output. The softly rising 5 V output automatically generates a softly rising 12 V output. The duty cycle of the 12 V PWM is limited to prevent excessive current draw.

The 12 V supply must build up a voltage higher than the UVLO limit ( 9 V ) by the time the 5 V is above its UVLO $(3.75 \mathrm{~V})$ in order to avoid triggering of UV protection during soft start.

## 5V/3.3V-ALWAYS Operation

The 5V-ALWAYS supply is generated from either the onchip linear regulator or through an internal switch from the VFB pin of the 5 V switching supply.

When the 5 V switching supply is off, or if its output voltage is not within tolerance, the 5V-ALWAYS switch is open, and the linear regulator is on. When the 5 V switching supply is running and has an output voltage within specification, the linear regulator is off, and the switch is on. The switch has sufficiently low resistance that at maximum current draw on the 5 V -ALWAYS supply, the output voltage is regulated within specifications.

The 3.3V-ALWAYS is generated from a linear regulator attached internally to the 5V-ALWAYS.

The purpose of the two ALWAYS supplies (combined current is specified to never exceed 50 mA ) is to provide power to the system micro-controller (8051 class) as well as other IC's needing a stand-by power. The micro-controller as well as the other IC's could be operated from either 5 V or 3.3 V ALWAYS, so the FAN5235 provides both.

## 5V/3.3V-ALWAYS Protections

The two internal linear regulators are current limited and under-voltage protected. Once protection is triggered all outputs are turned off until power is cycled or the SDWN is reset.

## Power good

Power good is asserted when both PWM Buck converters are above specified threshold. No other regulators are monitored by Power good. When PGOOD goes low it will stay low for at least $10 \mu \mathrm{sec}$ (Tw). See fig. 5.


Figure 5. PGOOD Timing Diagram

## Error Amplifier output voltage clamp

During a load transient the error amplifier voltage is allowed full swing. After two clock cycles, if the amplifier is still out of range the voltage and consequently the duty cycle (DC) is clamped. The DC clamp automatically limits the build up of over-currents during abnormal conditions, including short circuits:


Figure 6. Duty-Cycle Clamp

## Thermal shutdown

If the die temperature of the FAN5235 exceeds safe limits, the IC shuts itself off. When the over-temperature (OT) event ends, the IC comes back to normal operation. There is a $25^{\circ} \mathrm{C}$ thermal hysteresis between shutdown and start up.

## Input UVLO

If the input voltage falls below the UVLO threshold, the FAN5235 turns itself off and stays off as long as Input voltage is below threshold.

## IC Protections Table

|  | HSD <br> Buck | LSD <br> Buck | LDO | LSD <br> Boost |
| :--- | :---: | :---: | :---: | :---: |
| OC/UV <br> (Bucks) | OFF-LATCH | OFF-LATCH | ON | OFF-LATCH |
| OC/UV <br> (LDO) | $"$ | $"$ | OFF-LATCH | $"$ |
| OV (Buck)* | OFF | SROFT <br> CROWBAR | ON | ON |
| OV (Boost) | ON | ON | ON | OFF |
| $\overline{\text { SDWN=0 }}$ | OFF | OFF | OFF | OFF |
| OT | OFF | OFF | OFF | OFF |
| UV (Boost) | OFF-LATCH | OFF-LATCH | ON | OFF-LATCH |
| OC (Boost) | ON | ON | ON | $33 \% ~ D C ~$ |

* Only the converter in Over-Voltage goes in SOFT CROWBAR mode.


## Generic Mobile System Block Diagram



Figure 7. System Block Diagram

## Notebook Application Circuit



Figure 8. FAN5235 Notebook Application Circuit

Table 1. FAN5235 Application Bill of Materials

| Reference | Manufacturer, Part \# | Quantity | Description | Comments |
| :--- | :--- | :---: | :--- | :--- |
| C1 | SANYO <br> 25SP33M | 1 | $33 \mu \mathrm{~F}, 25 \mathrm{~V}$ | OSCON, <br> $\mathrm{I}_{\text {rms }}=3 \mathrm{~A}$, <br> 19V adapter. |
| C2-6 | Any | 5 | $100 \mathrm{nF}, 50 \mathrm{~V}$ | Ceramic |
| C7-8 <br> C12-13 | KEMET <br> T510X337(1)010AS | 2 | $330 \mu \mathrm{~F}, 10 \mathrm{~V}$ | Tantalum, <br> ESR=35m $\Omega$ |
| C10-11 | AVX*020R1800TPSA475 | 2 | $4.7 \mu \mathrm{~F}, 20 \mathrm{~V}$ | Tantalum, ESR=1.8 $\Omega$ |
| C9 | AVX <br> TPSV68*025R0095 | 1 | $68 \mu \mathrm{~F}, 25 \mathrm{~V}$, <br> ESR $=95 \mathrm{~m} \Omega$ | Tantalum, <br> $\mathrm{I}_{\text {rms }}=0.5 \mathrm{~A}$ |
| R1 | Any | 1 | $10 \mathrm{~K} \Omega, 1 \%$ |  |
| R2, R3 | Any | 2 | $1 \mathrm{~K} \Omega, 1 \%$ |  |
| R4, R5 | Any | 1 | $380 \mathrm{~K} \Omega, 100 \mathrm{~K} \Omega$ | $1 \%$ |
| R6 | Any | 1 | $10 \Omega$ |  |
| D1-3 | Fairchild SS22 | 3 | $2 \mathrm{~A}, 40 \mathrm{~V}$ Schottky |  |
| D4-5 | Fairchild MBR0520L | 2 | $500 \mathrm{~mA}, 20 \mathrm{~V}$ Schottky |  |
| L1-2 | Any | 2 | $6.4 \mu \mathrm{H}, 5 \mathrm{~A}$ | $\mathrm{R}<25 \mathrm{~m} \Omega$ |
| L3 | Any | 1 | $5.6 \mu \mathrm{H}, 2 \mathrm{~A}$ |  |
| Q1-4 | Fairchild FDS6690A | 4 | 30 V N-channel MOSFET | R $=17 \mathrm{~m} \Omega$ |
| Q5 | Fairchild NDC631N | 1 | 20 V N-channel MOSFET | R = $60 \mathrm{~m} \Omega$ |
| U1 | Fairchild FAN5235 | 1 | SER Controller |  |

## MOSFET Selection

The notebook application circuit shown in Figure 1 is designed to run with an input voltage operating range of $5.4-24 \mathrm{~V}$.
This wide input range helps determine the selection of the
MOSFETs for the 3.3 V and 5 V converters, since the high-side MOSFET is on $\left(\mathrm{V}_{\text {out }} / \mathrm{V}_{\text {in }}\right)$ of the time, and the low-side MOSFET $1-\left(\mathrm{V}_{\text {out }} / \mathrm{V}_{\mathrm{in}}\right)$ of the time. The maxima and minima are tabulated in Table 2:

Table 2. MOSFET Duty Cycles
High-side FET

| $\mathbf{V}_{\text {out }}$ | $\mathbf{2} \mid \mathrm{V}_{\text {in }}$ |  |
| :---: | :---: | :---: |
|  | .61 | $\mathbf{2 4 V}$ |
| 5 V | .43 | .14 |

## Low-side FET

| $\mathbf{V}_{\text {out }}$ | $\mathbf{V}_{\text {in }}$ |  |
| :---: | :---: | :---: |
|  | $\mathbf{5 . 4 V}$ | $\mathbf{2 4 V}$ |
| 3.3 V | .39 | .86 |
| 5 V | .07 | .79 |

All four MOSFETs have maximum duty cycles greater than $50 \%$. Thus, it is necessary to size all four approximately the same.

### 3.3V and 5V Schottky Selection

The maximum current at which the converters operate in PFM mode determines selection of a Schottky. In the application shown in Figure 8, since the transition can occur at a current as high as $28 \mathrm{mV} *(17.5 \mathrm{~K} \Omega / 10 \mathrm{~K} \Omega) / 35 \mathrm{~m} \Omega=1.4 \mathrm{~A}$, the diode (with 24 V input) will be conducting $86 \%$ of the period (from Table 2). It thus has an average current of $1.4 \mathrm{~A} * 0.86=1.2 \mathrm{~A}$, which requires a Schottky current rating $>1 \mathrm{~A}$.

### 3.3V and 5V Inductor Selection

See Table 1.

### 3.3V and 5V Output Cap Selection

See Table 1.

## 12V Component Selection

Calculation of the inductor, diode and output capacitor for the +12 V output fly-back is complex, depending on output power and efficiency. See Applications Bulletin AB-19 for an Excel spreadsheet calculation tool. See Table 1 also.

## Input Capacitor Selection

Input capacitor selection is determined by ripple current rating. With two converters operating in parallel at differing duty cycles, calculation of input ripple current is complex; see Applications Bulletin AB-19 for an Excel spreadsheet calculation tool.

## Mechanical Dimensions

## QSOP 24-Lead

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | 0.0532 | 0.0668 | 1.35 | 1.75 |  |
| A1 | 0.0040 | 0.0098 | 0.1 | 0.25 |  |
| A2 | 0.054 | 0.062 | 1.37 | 1.57 |  |
| b | 0.008 | 0.012 | 0.20 | 0.30 | 5 |
| c | 0.0075 | 0.0098 | 0.19 | 0.25 | 5 |
| D | 0.337 | 0.344 | 8.55 | 8.74 | 2, 4 |
| E | 0.150 | 0.157 | 3.81 | 3.99 | 2 |
| e | 0.025 BSC |  | 0.635 BSC |  |  |
| H | 0.228 | 0.244 | 5.79 | 6.20 |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 3 |
| N | 24 |  | 24 |  | 6 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |
| ccc | - | . 004 | - | 0.10 |  |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .006 inch ( 0.15 mm ).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. "b" and "c" dimensions include solder finish thickness.
6. Symbol " N " is the maximum number of terminals.


## Mechanical Dimensions

TSSOP 24-Lead

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | . 047 | - | 1.20 |  |
| A1 | . 002 | . 006 | 0.05 | 0.15 |  |
| B | . 007 | . 012 | 0.19 | 0.30 |  |
| C | . 004 | . 008 | 0.09 | 0.20 |  |
| D | . 303 | . 316 | 7.70 | 7.90 | 2 |
| E | . 169 | . 177 | 4.30 | 4.50 | 2 |
| e | . 026 BSC |  | 0.65 BSC |  |  |
| H | . 252 BSC |  | 6.40 BSC |  |  |
| L | . 018 | . 030 | 0.45 | 0.75 | 3 |
| N | 24 |  | 24 |  | 5 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |
| CCC | - | . 004 | - | 0.10 |  |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .006 inch ( 0.15 mm ).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. Symbol " N " is the maximum number of terminals.


## Ordering Information

| Product Number | Package |
| :--- | :---: |
| FAN5235QSC | 24 Lead QSOP |
| FAN5235MTC | 24 Lead TSSOP |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
