ISL59115
Triple Channel Video Driver with LPF
FN6185
Rev 2.00

The ISL59115 is a triple channel reconstruction filter with a -3 dB roll-off frequency of 9 MHz . Operating from a single supply ranging from +2.5 V to +3.6 V and drawing only 4.5 mA quiescent current, the ISL59115 is ideally suited for low power, battery-operated applications. Additionally, enable pins shut the part down in under 14 ns .

The ISL59115 is designed to meet the bandwidth and very low power requirements of battery-operated communication, instrumentation, and modern industrial applications such as video on demand, cable set-top boxes, MP3 players, and HDTV. The ISL59115 is offered in a space-saving $\mu$ TQFN Pb -free package guaranteed to a 0.6 mm maximum height constraint and specified for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Pinout

ISL59115
(10 LD MTQFN)
TOP VIEW


## Features

- 3rd order 9 MHz reconstruction filter
- $40 \mathrm{~V} / \mu$ s slew rate
- Low supply current $=4.5 \mathrm{~mA}$
- Maximum Power-down current $<0.5 \mu \mathrm{~A}$
- Supplies from 2.5 V to 3.6 V
- Rail-to-rail output
- $\mu$ TQFN package
- Pb-free plus anneal available (RoHS compliant)


## Applications

- Video amplifiers
- Portable and handheld products
- Communications devices
- Video on demand
- Cable set-top boxes
- Satellite set-top boxes
- MP3 players
- HDTV
- Personal video recorder


## Block Diagram



## Ordering Information

| PART NUMBER (Note) | PART MARKING | TAPE AND REEL | TEMP. RANGE ( ${ }^{\circ}$ C) | PACKAGE (Pb-Free) | PKG. DWG. \# |
| :--- | :--- | :---: | :---: | :---: | :---: |
| ISL59115IRUZ-T7 | FK | $7 "$ | -40 to +85 | 10 Ld $\mu$ TQFN | L10.2.1×1.6A |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

```
Absolute Maximum Ratings ( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) )
```

Supply Voltage from $V_{D D}$ to $G N D$. . . . . . . . . . . . . . . . . . . . . . . 4.2V Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Continuous Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . 40mA
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$

ESD Classification Human Body Model

2500V
Machine Model . . 300 V
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad V_{D D}=3.3 V, T_{A}=+25^{\circ} \mathrm{C}, R_{L}=150 \Omega$ to $G N D$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ | Supply Voltage Range |  | 2.5 |  | 3.6 | V |
| IDD_CY | Quiescent Supply Current - CY Amps Enabled | $\mathrm{V}_{\mathrm{IN}}=500 \mathrm{mV}, \mathrm{EN}_{\mathrm{CY}}=\mathrm{V}_{\mathrm{DD}}$, no load |  | 3.1 | 4.0 | mA |
| IDD_CVBS | Quiescent Supply Current - CVBS Amp Enabled | $\mathrm{V}_{\mathrm{IN}}=500 \mathrm{mV}, \mathrm{EN}_{\mathrm{CVBS}}=\mathrm{V}_{\mathrm{DD}}$, no load |  | 1.4 | 2.0 | mA |
| IDD | Quiescent Supply Current | $\mathrm{V}_{\mathrm{IN}}=500 \mathrm{mV}, \mathrm{EN}_{\mathrm{CY}}=E N_{\mathrm{CVBS}}=\mathrm{V}_{\mathrm{DD}}$, no load |  | 4.5 | 6.0 | mA |
| IDD_OFF | Shutdown Supply Current | $\mathrm{EN}_{C Y}=\mathrm{EN}_{C V B S}=0 \mathrm{~V}$ |  | 0.1 | 0.5 | $\mu \mathrm{A}$ |
| V ${ }_{\text {__CLAMP }}$ | Y Input Clamp Voltage | $l_{Y}=-100 \mu \mathrm{~A}$ | -30 | -15 | 10 | mV |
| $l_{Y}$ _DOWN | Y Input Clamp Discharge Current | $V_{Y}=0.5 \mathrm{~V}$ | 0.6 | 1.1 | 1.6 | $\mu \mathrm{A}$ |
| $l_{Y}$ _UP | Y Input Clamp Charge Current | $V_{Y}=-0.1 \mathrm{~V}$ |  | -3.6 | -3.0 | mA |
| $\mathrm{R}_{Y}$ | Y Input Resistance | $0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Y}}<1 \mathrm{~V}$ | 10 |  |  | $\mathrm{M} \Omega$ |
| VCVBS_CLAMP | CVBS Input Clamp Voltage | $I_{\text {CVBS }}=-100 \mu \mathrm{~A}$ | -30 | -15 | 10 | mV |
| lCVBS_DOWN | CVBS Input Clamp Discharge current | $\mathrm{V}_{\text {CVBS }}=0.5 \mathrm{~V}$ | 0.6 | 1.1 | 1.6 | $\mu \mathrm{A}$ |
| lCVBS_UP | CVBS Input Clamp Charge current | $\mathrm{V}_{\text {CVBS }}=-0.1 \mathrm{~V}$ |  | -3.6 | -3.0 | mA |
| $\mathrm{R}_{\text {CVBS }}$ | CVBS Input Resistance | $0.5 \mathrm{~V}<\mathrm{V}_{\text {CVBS }}<1 \mathrm{~V}$ | 10 |  |  | $\mathrm{M} \Omega$ |
| V ${ }_{\text {C_CLAMP }}$ | C Input Clamp Voltage | $\mathrm{V}_{\mathrm{Y}}=0.05 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0 \mathrm{~A}$ | 500 | 550 | 700 | mV |
| $\mathrm{R}_{\mathrm{C}}$ | C Input Resistance | $\mathrm{V}_{\mathrm{Y}}=0.05 \mathrm{~V}, 0.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 0.75 \mathrm{~V}$ | 2.0 | 2.5 | 3.0 | $\mathrm{k} \Omega$ |
| $\mathrm{I}_{\mathrm{C}}$ | C Input Bias Current | $V_{Y}=0.3 V$ | -200 | -2 | 200 | nA |
| $\mathrm{V}_{\mathrm{Y} \text { _SYNC }}$ | Y Input Sync Detect Voltage |  | 100 | 150 | 200 | mV |
| $\mathrm{V}_{\text {OLS }}$ | Output Level Shift Voltage | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, no load | 60 | 130 | 200 | mV |
| $A_{V}$ | Voltage Gain | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 1.95 | 1.99 | 2.04 | V/V |
| $\Delta A_{V}$ _CY | C-Y Channel Gain Mismatch |  | -1.75 | $\pm 0.5$ | 1.75 | \% |
| $\Delta A_{V}{ }_{\text {_ }}$ CVBS | C/Y-CVBS Channel Gain Mismatch |  | -2 | $\pm 0.5$ | 2 | \% |
| PSRR | DC Power Supply Rejection | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.6 V | 40 | 60 |  | dB |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High Swing | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to GND | 2.85 | 3.2 |  | V |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}$, to GND through $10 \Omega$ | 100 | 145 |  | mA |
| IENABLE | EN ${ }_{\text {CY, }}, \mathrm{EN}_{\text {CVBS }}$ Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{EN}}<3.3 \mathrm{~V}$ | -0.2 | 0.001 | +0.2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Disable Threshold |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Enable Threshold |  | 2.0 |  |  | V |
| ROUT | Shutdown Output Impedance | $\mathrm{EN}=0 \mathrm{~V}, \mathrm{DC}$ | 5.0 |  | 7.5 | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{EN}=0 \mathrm{~V}, \mathrm{f}=4.5 \mathrm{MHz}$ |  | 3.4 |  | $k \Omega$ |


| Electrical Specifications $\quad V_{D D}=3.3$ |  | L $=150 \Omega$ to GND , unless othCONDITIONS | , |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | DESCRIPTION |  | MIN | TYP | MAX |  |
| AC PERFORMANCE |  |  |  |  |  |  |
| BW ${ }_{0.1 \mathrm{~dB}}$ | $\pm 0.1 \mathrm{~dB}$ Bandwidth | $\mathrm{R}_{\text {SOURCE }}=75 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 5.6 |  | MHz |
|  |  | $\mathrm{R}_{\text {SOURCE }}=500 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 3.9 |  | MHz |
| $\mathrm{BW}_{3 \mathrm{~dB}}$ | -3dB Bandwidth | $\mathrm{R}_{\text {SOURCE }}=75 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 8.8 |  | MHz |
|  |  | $\mathrm{R}_{\text {SOURCE }}=500 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 7.8 |  | MHz |
|  | Normalized Stopband Gain | $\mathrm{f}=27 \mathrm{MHz}, \mathrm{R}_{\text {SOURCE }}=75 \Omega$ |  | -28.5 |  | dB |
|  |  | $\mathrm{f}=27 \mathrm{MHz}, \mathrm{R}_{\text {SOURCE }}=500 \Omega$ |  | -30.6 |  | dB |
| dG | Differential Gain | NTSC and PAL |  | 0.10 |  | \% |
| dP | Differential Phase | NTSC and PAL |  | 0.5 |  | 。 |
| D/DT | Group Delay Variation | $\mathrm{f}=100 \mathrm{kHz}, 5 \mathrm{MHz}$ |  | 5.4 |  | ns |
| SNR | Signal to Noise Ratio | 100\% white signal |  | 65 |  | dB |
| TON | Enable Time | $\mathrm{V}_{\text {IN }}=500 \mathrm{mV}, \mathrm{V}_{\text {OUT }}$ to $1 \%$ |  | 200 |  | ns |
| TofF | Disable Time | $\mathrm{V}_{\text {IN }}=500 \mathrm{mV}, \mathrm{V}_{\text {OUT }}$ to $1 \%$ |  | 14 |  | ns |
| +SR | Positive Slew Rate | $20 \%$ to $80 \%, \mathrm{~V}_{\text {IN }}=1 \mathrm{~V}$ step | 30 | 40 | 50 | V/us |
| -SR | Negative Slew Rate | $80 \%$ to $20 \%, \mathrm{~V}_{\text {IN }}=1 \mathrm{~V}$ step | -30 | -40 | -50 | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $2.5 \mathrm{~V}_{\text {STEP, }} 80 \%-20 \%$ |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | 2.5V $\mathrm{V}_{\text {STEP, }}$ 20\% - 80\% |  | 22 |  | ns |

## Connection Diagram



## Pin Descriptions

| PIN NUMBER | PIN NAME |  |
| :---: | :---: | :--- |
| 1 | Y IN | Luminance input |
| 2 | CVBS $_{\text {IN }}$ | Composite video input |
| 3 | CIN $_{\text {IN }}$ | Chrominance input |
| 4 | EN $_{\text {CY }}$ | Enable chrominance and luminance outputs |
| 5 | V DD | Positive power supply |
| 6 | EN $_{\text {CVBS }}$ | Enable composite video output |
| 7 | C OUT | Chrominance output |
| 8 | CVBSOUT | Composite video output |
| 9 | YOUT | Luminance output |
| 10 | GND | Ground |

## Typical Performance Curves



FIGURE 1. GAIN vs FREQUENCY -0.1dB


FIGURE 3. GAIN vs FREQUENCY FOR VARIOUS CLOAD


FIGURE 2. GAIN vs FREQUENCY -3dB POINT


FIGURE 4. MAXIMUM OUTPUT MAGNITUDE vs INPUT MAGNITUDE

## Typical Performance Curves (Continued)



FIGURE 5. PHASE vs FREQUENCY


FIGURE 7. OUTPUT IMPEDANCE vs FREQUENCY


FIGURE 9. MAXIMUM OUTPUT vs LOAD RESISTANCE


FIGURE 6. PSRR vs FREQUENCY


FIGURE 8. ISOLATION vs FREQUENCY


FIGURE 10. SUPPLY CURRENT vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 11. LARGE SIGNAL STEP RESPONSE


FIGURE 13. ENABLE TIME


FIGURE 15. HARMONIC DISTORTION vs FREQUENCY


FIGURE 12. SLEW RATE


FIGURE 14. DISABLE TIME


FIGURE 16. HARMONIC DISTORTION vs OUTPUT VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 17. GROUP DELAY vs FREQUENCY


FIGURE 18. -3dB BANDWIDTH vs INPUT RESISTANCE


FIGURE 19. SLEW RATE vs SUPPLY VOLTAGE


FIGURE 20. UNWEIGHTED NOISE FLOOR

## Typical Performance Curves (Continued)



FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Application Information

The ISL59115 is a single-supply rail-to-rail triple (one s-video channel and one composite channel) video amplifier with internal sync tip clamps, a typical -3dB bandwidth of 9 MHz and slew rate of about $40 \mathrm{~V} / \mu \mathrm{s}$. This part is ideally suited for applications requiring high composite and s-video performance with very low power consumption. As the performance characteristics and features illustrate, the ISL59115 is optimized for portable video applications.

## Internal Sync Clamp

Embedded video DACs typically use ground as their most negative supply. This places the sync tip voltage at a minimum of 0 V . Presenting a 0 V input to most single supply amplifiers will saturate the output stage of the amplifier resulting in a clipped sync tip and degraded video image.

The ISL59115 features an internal sync clamp and offset function that level shifts the entire video signal to the optimum level before it reaches the amplifiers' input stage. These features also help avoid saturation of the output stage of the amplifier by setting the signal closer to the best voltage range.

The simplified block diagram on the front page shows the basic operation of the ISL59115's sync clamp. The Y and CVBS inputs' AC-coupled video sync signal is pulled negative by a current source at the input. When the sync tip goes below the comparator threshold, the comparator output goes high, pulling up on the input through the diode, forcing current into the coupling capacitor until the voltage at the input is again 0 V , and the comparator turns off. This forces the sync tip clamp to always be 0 V , setting the offset for the entire video signal. The C channel is slaved to the Y channel and clamped to a 500 mV level.


FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## The Sallen Key Low Pass Filter

The Sallen Key is a classic low pass configuration. This provides a very stable low pass function, and in the case of the ISL59115, a three-pole roll-off at 9 MHz . The three-pole function is accomplished with an RC low pass network placed in series with and before the Sallen Key. One pole provided by the RC network and poles two and three provided by the Sallen Key for a nice three-pole roll-off at 9 MHz .

## Output Coupling

The ISL59115 can be AC or DC coupled to its output. When AC coupling, a $220 \mu \mathrm{~F}$ coupling capacitor is recommended to ensure that low frequencies are passed, preventing video "tilt" or "droop" across a line.

The ISL59115's internal sync clamp makes it possible to DC couple the output to a video load, eliminating the need for any AC coupling capacitors, saving board space, cost, and eliminating any "tilt" or offset shift in the output signal. The trade off is larger supply current draw, since the DC component of the signal is now dissipated in the load resistor. Typical load current for AC coupled signals is 5 mA compared to 10 mA for DC coupling.

## Output Drive Capability

The ISL59115 does not have internal short circuit protection circuitry. If the output is shorted indefinitely, the power dissipation could easily overheat the die or the current could eventually compromise metal integrity. Maximum reliability is maintained if the output current never exceeds $\pm 40 \mathrm{~mA}$. This limit is set by the design of the internal metal interconnect. Note that for transient short circuits, the part is robust.

Short circuit protection can be provided externally with a back match resistor in series with the output placed close as possible to the output pin. In video applications this would be a $75 \Omega$ resistor and will provide adequate short circuit protection to the device. Care should still be taken not to stress the device with a short at the output.

## Power Dissipation

With the high output drive capability of the ISL59115, it is possible to exceed the $+125^{\circ} \mathrm{C}$ absolute maximum junction temperature under certain load current conditions.
Therefore, it is important to calculate the maximum junction temperature for an application to determine if load conditions or package types need to be modified to assure operation of the amplifier in a safe operating area.

The maximum power dissipation allowed in a package is determined according to:
$P D_{\text {MAX }}=\frac{T_{J M A X}-T_{\text {AMAX }}}{\Theta_{J A}}$
Where:
$\mathrm{T}_{\mathrm{JMAX}}=$ Maximum junction temperature
$\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
$\Theta_{\mathrm{JA}}=$ Thermal resistance of the package
The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or: for sourcing:

$$
\mathrm{PD}_{\mathrm{MAX}}=\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{SMAX}}+\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{OUT}}\right) \times \frac{\mathrm{V}_{\mathrm{OUT}}}{R_{\mathrm{L}}}
$$

for sinking:

$$
\mathrm{PD}_{\mathrm{MAX}}=\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{SMAX}}+\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\mathrm{S}}\right) \times \mathrm{I}_{\text {LOAD }}
$$

Where:
$\mathrm{V}_{\mathrm{S}}=$ Supply voltage
ISMAX $=$ Maximum quiescent supply current
$\mathrm{V}_{\text {OUT }}=$ Maximum output voltage of the application
$R_{\text {LOAD }}=$ Load resistance tied to ground
LIOAD $=$ Load current

## Power Supply Bypassing Printed Circuit Board Layout

As with any modern operational amplifier, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, a single $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor from $\mathrm{V}_{\mathrm{S}^{+}}$to GND will suffice.

## Printed Circuit Board Layout

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance.

# © Copyright Intersil Americas LLC 2006. All Rights Reserved. <br> All trademarks and registered trademarks are the property of their respective owners. 

For additional products, see www.intersil.com/en/products.html

## Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)



L10.2.1x1.6A
10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.45 | 0.50 | 0.55 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.127 REF |  |  | - |
| b | 0.15 | 0.20 | 0.25 | 5 |
| D | 2.05 | 2.10 | 2.15 | - |
| E | 1.55 | 1.60 | 1.65 | - |
| e | 0.50 BSC |  |  | - |
| k | 0.20 | - | - | - |
| L | 0.35 | 0.40 | 0.45 | - |
| N | 10 |  |  | 2 |
| Nd | 4 |  |  | 3 |
| Ne | 1 |  |  | 3 |
| $\theta$ | 0 | - | 12 | 4 |

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05 mm .
8. Maximum allowable burrs is 0.076 mm in all directions.
9. Same as JEDEC MO-255UABD except:

No lead-pull-back, "A" MIN dimension = 0.45 not 0.50 mm "L" MAX dimension $=0.45$ not 0.42 mm .
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.


LAND PATTERN 10

