LM1851

LM1851 Ground Fault Interrupter

Literature Number: SNIS158
LM1851 Ground Fault Interrupter

General Description
The LM1851 is designed to provide ground fault protection for AC power outlets in consumer and industrial environments. Ground fault currents greater than a presettable threshold value will trigger an external SCR-driven circuit breaker to interrupt the AC line and remove the fault condition. In addition to detection of conventional hot wire to ground faults, the neutral fault condition is also detected. Full advantage of the U.S. UL943 timing specification is taken to insure maximum immunity to false triggering due to line noise. Special features include circuitry that rapidly resets the timing capacitor in the event that noise pulses introduce unwanted charging currents and a memory circuit that allows firing of even a sluggish breaker on either half-cycle of the line voltage when external full-wave rectification is used.

Features
- Internal power supply shunt regulator
- Externally programmable fault current threshold
- Externally programmable fault current integration time
- Direct interface to SCR
- Operates under line reversal; both load vs line and hot vs neutral
- Detects neutral line faults

Block and Connection Diagram

Order Number LM1851M or LM1851N
See NS Package Number M08A or N08E
Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Current: 19 mA
Power Dissipation (Note 1): 1250 mW
Operating Temperature Range: −40°C to +70°C
Storage Temperature Range: −55°C to +150°C

Supply Current: 19 mA
Power Dissipation (Note 1): 1250 mW
Operating Temperature Range: −40°C to +70°C
Storage Temperature Range: −55°C to +150°C

Soldering Information
- Dual-In-Line Package (10 sec.): 260°C
- Small Outline Package: Vapor Phase (60 sec.): 215°C
- Infrared (15 sec.): 220°C
See AN-450 “Surface Mounting and Their Effects on Product Reliability” for other methods of soldering surface mount devices.

DC Electrical Characteristics  $T_A = 25°C, I_{SS} = 5$ mA

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Shunt Regulator Voltage</td>
<td>Pin 8, Average Value</td>
<td>22</td>
<td>26</td>
<td>30</td>
<td>V</td>
</tr>
<tr>
<td>Latch Trigger Voltage</td>
<td>Pin 7</td>
<td>15</td>
<td>17.5</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>Sensitivity Set Voltage</td>
<td>Pin 8 to Pin 6</td>
<td>6</td>
<td>7</td>
<td>8.2</td>
<td>V</td>
</tr>
<tr>
<td>Output Drive Current</td>
<td>Pin 1, With Fault</td>
<td>0.5</td>
<td>1</td>
<td>2.4</td>
<td>mA</td>
</tr>
<tr>
<td>Output Saturation Voltage</td>
<td>Pin 1, Without Fault</td>
<td>100</td>
<td></td>
<td>240</td>
<td>mV</td>
</tr>
<tr>
<td>Output Saturation Resistance</td>
<td>Pin 1, Without Fault</td>
<td>100</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>Output External Current Sinking Capability</td>
<td>Pin 1, Without Fault, $V_{PIN1}$ Held to 0.3V (Note 4)</td>
<td>2.0</td>
<td>5</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Noise Integration Sink Current Ratio</td>
<td>Pin 7, Ratio of Discharge Current Between No Fault and Fault Conditions</td>
<td>2.0</td>
<td>2.8</td>
<td>3.6</td>
<td>μA/μA</td>
</tr>
</tbody>
</table>

AC Electrical Characteristics  $T_A = 25°C, I_{SS} = 5$ mA

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal Fault Current Sensitivity</td>
<td>Figure 1 (Note 3)</td>
<td>3</td>
<td>5</td>
<td>7</td>
<td>mA</td>
</tr>
<tr>
<td>Normal Fault Trip Time</td>
<td>500Ω Fault, Figure 2 (Note 2)</td>
<td>18</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>Normal Fault with Grounded Neutral Fault Trip Time</td>
<td>500Ω Normal Fault, 2Ω Neutral, Figure 2 (Note 2)</td>
<td>18</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
</tbody>
</table>

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 125°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient for the DIP and 162°C/W for the SO Package.

Note 2: Average of 10 trials.

Note 3: Required UL sensitivity tolerance is such that external trimming of LM1851 sensitivity will be necessary.

Note 4: This externally applied current is in addition to the internal “output drive current” source.

**FIGURE 1. Normal Fault Sensitivity Test Circuit**

TL/H/5177–2
Typical Performance Characteristics

Average Trip Time vs Fault Current

Normal Fault Current Threshold vs RSET

Output Drive Current vs Pin 1 Saturation Voltage vs External Load Current, I_L

Circuit Description
(Refer to Block and Connection Diagram)

The LM1851 operates from 26V as set by an internal shunt regulator, D3. In the absence of a fault (I_f = 0) the feedback path status signal (V_S) is correspondingly zero. Under these conditions the capacitor discharge current, I_1, sits quiescently at three times its threshold value, I_TH, so that noise induced charge on the timing capacitor will be rapidly removed. When a fault current, I_f, is induced in the secondary of the external sense transformer, the operational amplifier, A1, uses feedback to force a virtual ground at the input as it extracts I_f. The presence of I_f during either half-cycle will cause V_S to go high, which in turn changes I_1 from 3I_TH to I_TH. Although I_TH discharges the timing capacitor during both half-cycles of the line, I_f only charges the capacitor during the half-cycle in which I_f exits pin 2. Thus during one half-cycle I_f - I_TH charges the timing capacitor, while during the other half-cycle I_f discharges it. When the capacitor voltage reaches 17.5V, the latch engages and turns off Q3 permitting I_2 to drive the gate of an SCR.
Application Circuits

A typical ground fault interrupter circuit is shown in Figure 2. It is designed to operate on 120 V AC line voltage with 5 mA normal fault sensitivity.

A full-wave rectifier bridge and a 15k/2W resistor are used to supply the DC power required by the IC. A 1 µF capacitor at pin 8 is used to filter the ripple of the supply voltage and is also connected across the SCR to allow firing of the SCR on either half-cycle. When a fault causes the SCR to trigger, the circuit breaker is energized and line voltage is removed from the load. At this time no fault current flows and the IC discharge current increases from \( I_{TH} \) to \( 3I_{TH} \) (see Circuit Description and Block Diagram). This quickly resets both the timing capacitor and the output latch. At this time the circuit breaker can be reset and the line voltage again supplied to the load, assuming the fault has been removed. A 1000:1 sense transformer is used to detect the normal fault. The fault current, which is basically the difference current between the hot and neutral lines, is stepped down by 1000 and fed into the input pins of the operational amplifier through a 10 µF capacitor. The 0.0033 µF capacitor between pin 2 and pin 3 and the 200 pF between pins 3 and 4 are added to obtain better noise immunity. The normal fault sensitivity is determined by the timing capacitor discharging current, \( I_{TH} \). \( I_{TH} \) can be calculated by:

\[
I_{TH} = \frac{7V}{R_{SET}} \cdot 2
\]

(1)

At the decision point, the average fault current just equals the threshold current, \( I_{TH} \):

\[
I_{TH} = \frac{I_{(rms)}}{2} \cdot 0.91
\]

(2)

where \( I_{(rms)} \) is the rms input fault current to the operational amp and the factor of 2 is due to the fact that \( I_{TH} \) discharges the capacitor continuously. The factor 0.91 converts the rms value to an average value. Combining equations (1) and (2) we have

\[
R_{SET} = \frac{7V}{I_{(rms)} \times 0.91} \cdot 0.91
\]

(3)

For example, to obtain 5 mA(rms) sensitivity for the circuit in Figure 2 we have:

\[
R_{SET} = \frac{7V}{5 \text{ mA} \times 0.91} \cdot 1.5M \Omega
\]

(4)

The correct value for \( R_{SET} \) can also be determined from the characteristic curve that plots equation (3). Note that this is an approximate calculation; the exact value of \( R_{SET} \) depends on the specific sense transformer used and LM1851 tolerances. Inasmuch as UL943 specifies a sensitivity “window” of 4 mA–6 mA, provision should be made to adjust \( R_{SET} \) on a per-product basis.

Independent of setting sensitivity, the desired integration time can be obtained through proper selection of the timing capacitor, \( C_t \). Due to the large number of variables involved, proper selection of \( C_t \) is best done empirically. The following design example, then should only be used as a guideline.

Assume the goal is to meet UL943 timing requirements. Also assume that worst case timing occurs during GF1 start-up (S1 closure) with both a heavy normal fault and a 210 grounded neutral fault present. This situation is shown diagrammatically below.

UL943 specifies \( \leq 25 \text{ ms} \) average trip time under these conditions. Calculation of \( C_t \) based upon charging currents due to normal fault only is as follows:

\( \leq 25 \text{ ms Specification} \)

\( \leq 3 \text{ ms GFI turn-on time (15k and 1 } \mu \text{F)} \)

\( \leq 8 \text{ ms Potential loss of one half-cycle due to fault current sense of half-cycles only} \)

\( \leq 4 \text{ ms Time required to open a sluggish circuit breaker} \)

\( \leq 10 \text{ ms Maximum integration time that could be allowed} \)

\( \leq 8 \text{ ms Value of integration time that accommodates component tolerances and other variables} \)

\[
C_t = \frac{T \times I}{V}
\]

(5)

where \( T \) = integration time

\( V \) = threshold voltage

\( I \) = average fault current into \( C_t \)

\[
I = \frac{120 \text{ VAC(rms)}}{R_B} \times \frac{R_B}{R_G + R_N}
\]

(6)

heavy fault current generated

(0.91)

portion of fault current shunted around GFI

Thus:

\[
C_t \approx \frac{1 \text{ turn}}{1000 \text{ turns}} \times \frac{1}{2} \times \frac{1}{0.0008}
\]

(7)

\( C_t \approx 0.01 \mu \text{F} \)
Application Circuits (Continued)

In practice, the actual value of C1 will have to be modified to include the effects of the neutral loop upon the net charging current. The effect of neutral loop induced currents is difficult to quantize, but typically they sum with normal fault currents, thus allowing a larger value of C1.

For UL943 requirements, 0.015 \( \mu \text{F} \) has been found to be the best compromise between timing and noise.

For those GFI standards not requiring grounded neutral detection, a still larger value capacitor can be used and better noise immunity obtained. The larger capacitor can be accommodated because \( R_N \) and \( R_G \) are not present, allowing the full fault current, \( I \), to enter the GFI.

In Figure 2, grounded neutral detection is accomplished by feeding the neutral coil with 120 Hz energy continuously and allowing some of the energy to couple into the sense transformer during conditions of neutral fault.

**Typical Application**

![Typical Application Diagram](image)

*Adjust \( R_{SET} \) for desired sensitivity*

**FIGURE 2. 120 Hz Neutral Transformer Approach**
Definition of Terms

**Normal Fault:** An unintentional electrical path, $R_b$, between the load terminal of the hot line and the ground, as shown by the dashed lines.

**Grounded Neutral Fault:** An unintentional electrical path between the load terminal of the neutral line and the ground, as shown by the dashed lines.

**Normal Fault plus Grounded Neutral Fault:** The combination of the normal fault and the grounded neutral fault, as shown by the dashed lines.
Physical Dimensions inches (millimeters)

Molded Dual-In-Line Package (N)
Order Number LM1851N
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: onywgs@sem02.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Française Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.,
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-0960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and regulatory requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any damages arising out of the use of TI products in such automotive applications.

Following are URLs where you can obtain information on other Texas Instruments products and solution applications:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Amplifiers</td>
<td>amplifier.ti.com</td>
</tr>
<tr>
<td>Data Converters</td>
<td>dataconverter.ti.com</td>
</tr>
<tr>
<td>DLP® Products</td>
<td><a href="http://www.dlp.com">www.dlp.com</a></td>
</tr>
<tr>
<td>DSP</td>
<td>dsp.ti.com</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td><a href="http://www.ti.com/clocks">www.ti.com/clocks</a></td>
</tr>
<tr>
<td>Interface</td>
<td>interface.ti.com</td>
</tr>
<tr>
<td>Logic</td>
<td>logic.ti.com</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>power.ti.com</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>microcontroller.ti.com</td>
</tr>
<tr>
<td>RFID</td>
<td><a href="http://www.ti-rfid.com">www.ti-rfid.com</a></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td><a href="http://www.ti.com/omap">www.ti.com/omap</a></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td><a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated