# LM2744 Low Voltage N-Channel MOSFET Synchronous Buck Regulator Controller with External Reference 

Check for Samples: LM2744

## FEATURES

- Power Stage Input Voltage from 1 V to 16 V
- Control stage Input Voltage from 3 V to 6 V
- Output Voltage Adjustable Down to 0.5 V
- Power Good Flag and Shutdown
- Output Overvoltage and Undervoltage Detection
- External Reference Voltage 0.5 V to 1.5 V
- Low-side Adjustable Current Sensing
- Adjustable Soft-Start
- Tracking and Sequencing with Shutdown and Soft Start Pins
- Switching Frequency from 50 kHz to 1 MHz
- 14-Pin TSSOP Package


## APPLICATIONS

- 3.3V Buck Regulation
- Cable Modem, DSL and ADSL
- Laser Jet and Ink Jet Printers
- Low Voltage Power Modules
- DSP, ASIC, Core and I/O
- DDR Memory Termination Supply


## DESCRIPTION

The LM2744 is a high-speed synchronous buck regulator controller with an externally adjustable reference voltage (between 0.5 V to 1.5 V ). It can provide simple down conversion to output voltages as low as 0.5 V . Though the control sections of the IC are rated for 3 to 6 V , the driver sections are designed to accept input supply rails as high as 16 V . The use of adaptive non-overlapping MOSFET gate drivers helps avoid potential shoot-through problems while maintaining high efficiency. The IC is designed for the more cost-effective option of driving only N -channel MOSFETs in both the high-side and low-side positions. It senses the low-side switch voltage drop for providing a simple, adjustable current limit.
The fixed-frequency voltage-mode PWM control architecture is adjustable from 50 kHz to 1 MHz with one external resistor. This wide range of switching frequency gives the power supply designer the flexibility to make better tradeoffs between component size, cost and efficiency.
Features include soft-start, input undervoltage lockout (UVLO) and Power Good (based on both undervoltage and overvoltage detection). In addition, the shutdown pin of the IC can be used for providing startup delay, and the soft-start pin can be used for implementing precise tracking, for the purpose of sequencing with respect to an external rail.

## TYPICAL APPLICATION



[^0]These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## CONNECTION DIAGRAM



## 14-Lead TSSOP <br> $\theta_{\mathrm{JA}}=155^{\circ} \mathrm{C} / \mathrm{W}$ See PW Package

## PIN DESCRIPTIONS

| BOOT (Pin 1) - | Bootstrap pin. This is the supply rail for the high-side gate driver. When the high-side MOSFET turns on, the voltage on this pin should be at least one gate threshold above the regulator input voltage $\mathrm{V}_{\text {IN }}$ to properly turn on the MOSFET. See MOSFET Gate Drivers in the Application Information section for more details on how to select MOSFETs. |
| :---: | :---: |
| LG (Pin 2) - | Low-gate drive pin. This is the gate drive for the low-side N-channel MOSFET. This signal is interlocked with the high-side gate drive HG (Pin 14), so as to avoid shoot-through. |
| PGND (Pin 3) - | Power ground. This is also the ground for the low-side MOSFET driver. This pin must be connected on the PCB ground plane, which is usually also the system ground. |
| SGND (Pin 4) - | Signal ground. It should be connected appropriately to the ground plane with due regard to good layout practices in switching power regulator circuits. |
| $\mathrm{V}_{\text {Cc }}($ Pin 5) | Supply rail for the control sections of the IC. |
| PWGD (Pin 6) - | Power Good pin. This is an open drain output, which is typically meant to be connected to $\mathrm{V}_{\mathrm{CC}}$ or any other low voltage source through a pull-up resistor. The voltage on this pin is thus pulled low under output fault conditions (undervoltage or overvoltage) and also under UVLO. |
| ISEN (Pin 7) - | Current limit threshold setting pin. This sources a fixed $40 \mu \mathrm{~A}$ current. A resistor of appropriate value should be connected between this pin and the drain of the low-side MOSFET (switch node). |
| EAO (Pin 8) - | Output of the error amplifier. The voltage level on this pin is compared with an internally generated ramp signal to determine the duty cycle. This pin is necessary for compensating the control loop |
| SS/TRACK (Pin 9) - | Soft-start and tracking pin. This pin is internally connected to the non-inverting input of the error amplifier during soft-start, and in fact any time the SS/TRACK pin voltage happens to be below the internal reference voltage. For the basic soft-start function, a capacitor of minimum value 1 nF is connected from this pin to ground. To track the rising ramp of another power supply's output, connect a resistor divider from the output of that supply to this pin as described in Application Information |
| FB (Pin 10) - | Feedback pin. This is the inverting input of the error amplifier, which is used for sensing the output voltage and compensating the control loop. |
| FREQ (Pin 11) - | Frequency adjust pin. The switching frequency is set by connecting a resistor of suitable value between this pin and ground. The equation for calculating the exact value is provided in Application Information, but some typical values (rounded up to the nearest standard values) are $324 \mathrm{k} \Omega$ for $100 \mathrm{kHz}, 97.6 \mathrm{k} \Omega$ for $300 \mathrm{kHz}, 56.2 \mathrm{k} \Omega$ for 500 kHz , $24.9 \mathrm{k} \Omega$ for 1 MHz . |
| SD (Pin 12) - | IC shutdown pin. Pull this pin to $\mathrm{V}_{\mathrm{CC}}$ to ensure the IC is enabled. Connect to ground to disable the IC. Under shutdown, both high-side and low-side drives are off. This pin also features a precision threshold for power supply sequencing purposes, as well as a low threshold to ensure minimal quiescent current. |
| V ${ }_{\text {REF }}($ Pin 13) - | External reference. This goes to the non-inverting input of the error amplifier. Any desired reference voltage between 0.5 V to 1.5 V can be connected to this pin (with appropriate filtering if necessary). |
| HG (Pin 14) - | High-gate drive pin. This is the gate drive for the high-side N-channel MOSFET. This signal is interlocked with LG (Pin 2) to avoid shoot-through. |

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS <br> (1)(2)

| $\mathrm{V}_{\mathrm{CC}}$ |  | -0.3 to 7V |
| :---: | :---: | :---: |
| BOOT Voltage |  | -0.3 to 21V |
| All other pins |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Junction Temperature |  | $150^{\circ} \mathrm{C}$ |
| Storage Temperature |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Soldering Information | Lead Temperature (soldering, 10sec) | $260^{\circ} \mathrm{C}$ |
|  | Infrared or Convection (20sec) | $235{ }^{\circ} \mathrm{C}$ |
| ESD Rating ${ }^{(3)}$ |  | 2 kV |

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device operates correctly. Operating Ratings do not imply ensured performance limits.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(3) The human body model is a 100 pF capacitor discharged through a 1.5 k resistor into each pin.

## RECOMMENDED OPERATING CONDITIIONS

| Supply Voltage Range $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 3 V to 6 V |
| :--- | ---: |
| Junction Temperature Range $\left(\mathrm{T}_{\mathrm{J}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ | $155^{\circ} \mathrm{C} / \mathrm{W}$ |
| Voltage on FB and $\mathrm{V}_{\text {REF }}$ | 0.5 V to 1.5 V |

## ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$V_{C C}=3.3 \mathrm{~V}$ unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over full Operating Temperature Range. Datasheet min/max specification limits are specified by design, test, or statistical analysis.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ON}}$ | UVLO Thresholds | Rising Falling |  | $\begin{aligned} & 2.76 \\ & 2.42 \end{aligned}$ |  | V |
| $\mathrm{l}_{\mathrm{Q}, \mathrm{VCC}}$ | Operating $\mathrm{V}_{\text {CC }}$ Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=3.3 \mathrm{~V} \\ & \mathrm{Fsw}=600 \mathrm{kHz} \end{aligned}$ | 1.0 | 1.5 | 2.1 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=3.3 \mathrm{~V} \\ & \mathrm{Fsw}=600 \mathrm{kHz} \end{aligned}$ | 1.0 | 1.7 | 2.1 |  |
|  | Shutdown $\mathrm{V}_{\text {CC }}$ Current | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=0 \mathrm{~V}$ |  | 1 | 25 | $\mu \mathrm{A}$ |
| $t_{\text {PWGD1 }}$ | PWGD Pin Response Time | $V_{\text {FB }}$ Rising |  | 6 |  | $\mu \mathrm{s}$ |
| $t_{\text {PWGD2 }}$ | PWGD Pin Response Time | $V_{\text {FB }}$ Falling |  | 6 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {SS-ON }}$ | SS Pin Source Current | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS-OC }}$ | SS Pin Sink Current During Over Current | $\mathrm{V}_{S S}=2.5 \mathrm{~V}$ |  | 90 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SEN-TH }}$ | $\mathrm{I}_{\text {SEN }}$ Pin Source Current Trip Point |  | 20 | 40 | 60 | $\mu \mathrm{A}$ |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Error Amplifier Input Offset Voltage |  | -8 | 1 | 8 | mV |
| GBW | Error Amplifier Unity Gain Bandwidth |  |  | 9 |  | MHz |
| G | Error Amplifier DC Gain |  |  | 106 |  | dB |
| SR | Error Amplifier Slew Rate |  |  | 3.2 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{I}_{\text {EAO }}$ | EAO Pin Current Sourcing and Sinking Capability | $\begin{aligned} & \mathrm{V}_{\mathrm{EAO}}=1.5, \mathrm{FB}=0.55 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EAO}}=1.5, \mathrm{FB}=0.65 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2.6 \\ & 9.2 \\ & \hline \end{aligned}$ |  | mA |
| $\mathrm{V}_{\mathrm{EA}}$ | Error Amplifier Output Voltage | Minimum |  | 1 |  | V |
|  |  | Maximum |  | 2 |  | V |

(1) The power MOSFETs can run on a separate 1 V to 16 V rail (Input voltage, $\mathrm{V}_{\mathbb{I N}}$ ). Practical lower limit of $\mathrm{V}_{\mathbb{I N}}$ depends on selection of the external MOSFET.

## ELECTRICAL CHARACTERISTICS ${ }^{(1)}$ (continued)

$V_{C C}=3.3 \mathrm{~V}$ unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over full Operating Temperature Range. Datasheet min/max specification limits are specified by design, test, or statistical analysis.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IVREF | Current into $\mathrm{V}_{\text {REF }}$ Pin | $1.5 \mathrm{~V} \geq \mathrm{V}_{\text {REF }} \geq 0.5 \mathrm{~V}$ |  | 50 |  | nA |
| GATE DRIVE |  |  |  |  |  |  |
| $\mathrm{I}_{\text {Q-BOOT }}$ | BOOT Pin Quiescent Current | $\mathrm{V}_{\text {BOOT }}=12 \mathrm{~V}, \mathrm{~V}_{\text {SD }}=0$ |  | 18 | 90 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {HG_UP }}$ | High-Side MOSFET Driver Pull-Up ON resistance | $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {SW }}=9.5 \mathrm{~V}$ at 350 mA |  | 3 |  | $\Omega$ |
| $\mathrm{R}_{\text {HG_DN }}$ | High-Side MOSFET Driver Pull-Down ON resistance | $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {SW }}=4.5 \mathrm{~V}$ at 350 mA |  | 2 |  | $\Omega$ |
| RLG_UP | Low-Side MOSFET Driver Pull-Up ON resistance | $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {SW }}=9.5 \mathrm{~V}$ at 350 mA |  | 3 |  | $\Omega$ |
| $\mathrm{R}_{\text {LG_DN }}$ | Low-Side MOSFET Driver Pull-Down ON resistance | $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {SW }}=4.5 \mathrm{~V}$ at 350 mA |  | 2 |  | $\Omega$ |
| OSCILLATOR |  |  |  |  |  |  |
| Fsw | PWM Frequency | $\mathrm{R}_{\text {FADJ }}=702.1 \mathrm{k} \Omega$ |  | 50 |  | kHz |
|  |  | $\mathrm{R}_{\text {FADJ }}=98.74 \mathrm{k} \Omega$ |  | 300 |  |  |
|  |  | $\mathrm{R}_{\text {FADJ }}=45.74 \mathrm{k} \Omega$ | 475 | 600 | 725 |  |
|  |  | $\mathrm{R}_{\text {FADJ }}=24.91 \mathrm{k} \Omega$ |  | 1000 |  |  |
| D | Max High-Side Duty Cycle | $\begin{aligned} & \mathrm{F}_{\mathrm{Sw}}=300 \mathrm{kHz} \\ & \mathrm{~F}_{\mathrm{Sw}}=600 \mathrm{kHz} \\ & \mathrm{~F}_{\mathrm{SW}}=1 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 80 \\ & 76 \\ & 73 \end{aligned}$ |  | \% |
| LOGIC INPUTS AND OUTPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {STBY-IH }}$ | Standby High Trip Point | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.575 \mathrm{~V}, \mathrm{~V}_{\mathrm{BOOT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}} \\ & \text { Rising } \end{aligned}$ |  |  | 1.1 | V |
| $\mathrm{V}_{\text {STBY-IL }}$ | Standby Low Trip Point | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.575 \mathrm{~V}, \mathrm{~V}_{\mathrm{BOOT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}} \\ & \text { Falling } \end{aligned}$ | 0.232 |  |  | V |
| $\mathrm{V}_{\text {SD-IH }}$ | $\overline{\text { SD }}$ Pin Logic High Trip Point | $V_{\text {SD }}$ Rising |  |  | 1.3 | V |
| $\mathrm{V}_{\text {SD-IL }}$ | $\overline{\text { SD Pin Logic Low Trip Point }}$ | $\mathrm{V}_{\text {SD }}$ Falling | 0.8 |  |  | V |
| $V_{\text {PWGD-Th-Lo }}$ | PWGD Pin Trip Points | FB Falling, $\mathrm{V}_{\text {REF }}=0.5 \mathrm{~V}$ | 0.3262 | 0.347 | 0.3678 | V |
|  |  | FB Falling, $\mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}$ | 0.993 | 1.045 | 1.097 | V |
| $\mathrm{V}_{\text {PWGD-TH-HI }}$ | PWGD Pin Trip Points | FB Rising, $\mathrm{V}_{\text {REF }}=0.5 \mathrm{~V}$ | 0.551 | 0.586 | 0.621 | V |
|  |  | FB Rising, $\mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}$ | 1.6692 | 1.757 | 1.8448 | V |
| $\mathrm{V}_{\text {PWGD-HYS }}$ | PWGD Hysteresis | FB Falling FB Rising |  | $\begin{aligned} & 60 \\ & 90 \end{aligned}$ |  | mV |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 1.


OUTPUT CURRENT (A)
Figure 3.
$\mathrm{V}_{\mathrm{CC}}$ Operating Current plus BOOT Current vs Frequency FDS6898A FET ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Figure 5.


Figure 2.


Figure 4.
BOOT Pin Current vs Temperature for BOOT Voltage $=3.3 \mathrm{~V}$ $\mathrm{F}_{\mathrm{sw}}=300 \mathrm{kHz}$, FDS6898A FET, No-Load
 temperature ( ${ }^{\circ} \mathrm{C}$ )

Figure 6.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)



Figure 7.


Figure 9.

$100 \mathrm{~ns} /$ DIV
Figure 11.

BOOT Pin Current vs Temperature for BOOT Voltage $=12 \mathrm{~V}$


Figure 8.


Figure 10.

$100 \mathrm{~ns} /$ DIV
Figure 12.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Start-Up (No-Load)
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$

$1 \mathrm{~ms} / \mathrm{DIV}$
Figure 13.

Shutdown (Full-Load)
$\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$

$1 \mathrm{~ms} /$ DIV
Figure 15.


Figure 17.

Start-Up (Full-Load)

$1 \mathrm{~ms} /$ DIV
Figure 14.
Load Transient Response (IOUT $=0 \mathrm{~A}$ to 4A)
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$

$40 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 16.
Load Transient Response
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {BEF }}=0.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$

$100 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 18.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Figure 19.

Line Transient Response ( $\mathrm{V}_{\mathrm{jN}}=7 \mathrm{~V}$ to 3 V )
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.2 \mathrm{~V}$


Figure 20.

## BLOCK DIAGRAM



## APPLICATION INFORMATION

## THEORY OF OPERATION

The LM2744 is a voltage-mode, high-speed synchronous buck regulator with a PWM control scheme. It is designed for use in set-top boxes, thin clients, DSL/Cable modems, and other applications that require high efficiency buck converters. It has output shutdown (SD), input undervoltage lock-out (UVLO) mode and power good (PWGD) flag (based on overvoltage and undervoltage detection). The overvoltage and undervoltage signals are OR-gated to drive the power good signal and provide a logic signal to the system if the output voltage goes out of regulation. Current limit is achieved by sensing the voltage $\mathrm{V}_{\mathrm{DS}}$ across the low side MOSFET.

## START UP/SOFT-START

When $\mathrm{V}_{\mathrm{CC}}$ exceeds 2.76 V and the shutdown pin ( $\overline{\mathrm{SD}}$ ) sees a logic high, the soft-start period begins. Then an internal, fixed $10 \mu \mathrm{~A}$ source begins charging the soft-start capacitor. During soft-start the voltage on the soft-start capacitor $\mathrm{C}_{S S}$ is connected internally to the non-inverting input of the error amplifier. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the LM2744 reference voltage. At this point the reference voltage takes over at the non-inverting error amplifier input. The capacitance of $\mathrm{C}_{s s}$ determines the length of the soft-start period, and can be approximated by:

$$
\mathrm{C}_{\mathrm{SS}}=\mathrm{t}_{\mathrm{SS}} /\left(100 \times \mathrm{V}_{\mathrm{REF}}\right)
$$

where

- $\mathrm{C}_{\mathrm{ss}}$ is in $\mu \mathrm{F}$
- $\mathrm{t}_{\mathrm{ss}}$ is in ms

During soft-start the Power Good flag is forced low and it is released when the FB pin voltage reaches $70 \%$ of $V_{\text {REF }}$. At this point the chip enters normal operation mode, and the output overvoltage and undervoltage monitoring starts.

## NORMAL OPERATION

While in normal operation mode, the LM2744 regulates the output voltage by controlling the duty cycle of the high-side and low-side MOSFETs (see Typical Application Circuit). The equation governing output voltage is:

$$
\begin{equation*}
V_{\text {OUT }}=\frac{R_{F B 1}+R_{F B 2}}{R_{F B 1}} V_{\text {REF }} \tag{2}
\end{equation*}
$$

The PWM frequency is adjustable between 50 kHz and 1 MHz and is set by an external resistor, $\mathrm{R}_{\text {FADJ }}$, between the FREQ pin and ground. The resistance needed for a desired frequency is approximately:

$$
R_{F A D J}=-5.93+3.06 \frac{10^{7}}{F_{S W}}+0.24 \frac{10^{12}}{F_{S W}^{2}}
$$

where

- $F_{\text {sw }}$ is in Hz
- $R_{\text {FADJ }}$ is in $k \Omega$


## TRACKING A VOLTAGE LEVEL

The LM2744 can track the output of a master power supply during soft-start by connecting a resistor divider to the SS/TRACK pin. In this way, the output voltage slew rate of the LM2744 will be controlled by the master supply for loads that require precise sequencing. Because the output of the master supply is divided down, in order to track properly the output voltage of the LM2744 must be lower than the voltage of the master supply. When the tracking function is used no soft-start capacitor should be connected to the SS/TRACK pin. However in all other cases, a $\mathrm{C}_{\mathrm{SS}}$ value of at least 1 nF between the soft-start pin and ground should be used.


Figure 21. Tracking Circuit
One way to use the tracking feature is to design the tracking resistor divider so that the master supply's output voltage ( $\mathrm{V}_{\text {OUT1 }}$ ) and the LM2744's output voltage (represented symbolically in Figure 21 as $\mathrm{V}_{\text {OUT2 }}$, i.e. without explicitly showing the power components) both rise together and reach their target values at the same time. For this case, the equation governing the values of the tracking divider resistors $R_{T 1}$ and $R_{T 2}$ is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{REF}}+0.05=\frac{\mathrm{R}_{\mathrm{T} 1}}{\mathrm{R}_{\mathrm{T} 1}+\mathrm{R}_{\mathrm{T} 2}} \tag{4}
\end{equation*}
$$

The current through $R_{T 1}$ should be about $3-4 \mathrm{~mA}$ for precise tracking. The final voltage of the SS/TRACK pin should be set slightly higher than the reference voltage (say about 50 mV higher as in the above equation). If the master supply voltage was 5 V and the LM2744 output voltage was 1.8 V , for example, then the value of $\mathrm{R}_{\mathrm{T} 1}$ needed to give the two supplies identical soft-start times would be $150 \Omega$ if $\mathrm{V}_{\text {REF }}$ was set to 0.6 V . A timing diagram for the equal soft-start time case is shown in Figure 22.


Figure 22. Tracking with Equal Soft-Start Time

## TRACKING A VOLTAGE SLEW RATE

The tracking feature can alternatively be used not to make both rails reach regulation at the same time but rather to have similar rise rates (in terms of output dV/dt). This method ensures that the output voltage of the LM2744 always reaches regulation before the output voltage of the master supply. In this case, the tracking resistors can be determined based on the following equation:

$$
\begin{equation*}
V_{\text {out } 2}=V_{\text {out } 1} \frac{R_{T 1}}{R_{T 1}+R_{T 2}} \tag{5}
\end{equation*}
$$

For the example case of $\mathrm{V}_{\text {OUT1 }}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT } 2}=1.8 \mathrm{~V}$, with $\mathrm{R}_{T 1}$ set to $150 \Omega$ as before, $\mathrm{R}_{T 2}$ is calculated from the above equation to be $267 \Omega$. A timing diagram for the case of equal slew rates is shown in Figure 23.


Figure 23. Tracking with Equal Slew Rates

## SEQUENCING

The start up/soft-start of the LM2744 can be delayed for the purpose of sequencing by connecting a resistor divider from the output of a master power supply to the $\overline{\mathrm{SD}}$ pin, as shown in Figure 24.


Figure 24. Sequencing Circuit
A desired delay time $\mathrm{t}_{\text {DELAY }}$ between the startup of the master supply output voltage and the LM2744 output voltage can be set based on the $\overline{S D}$ pin low-to-high threshold $\mathrm{V}_{\text {SD-H }}$ and the slew rate of the voltage at the $\overline{\mathrm{SD}}$ pin, SR $_{\text {SD }}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{DELAY}}=\mathrm{V}_{\mathrm{SD} \cdot \mathrm{H}} / \mathrm{SR}_{\mathrm{SD}} \tag{6}
\end{equation*}
$$

Note again, that in Figure 24, the LM2744's output voltage has been represented symbolically as $\mathrm{V}_{\text {OUT2 }}$, i.e. without explicitly showing the power components.
$\mathrm{V}_{\text {SD-IH }}$ is typically 1.08 V and $\mathrm{SR}_{\mathrm{SD}}$ is the slew rate of the $\overline{\mathrm{SD}}$ pin voltage. The values of the sequencing divider resistors $\mathrm{R}_{\mathrm{S} 1}$ and $\mathrm{R}_{\mathrm{S} 2}$ set the $\mathrm{SR}_{\mathrm{SD}}$ based on the master supply output voltage slew rate, $\mathrm{SR}_{\text {OUT } 1}$, using the following equation:

$$
\begin{equation*}
\mathrm{SR}_{\mathrm{SD}}=\mathrm{SR}_{\text {out } 1} \frac{\mathrm{R}_{\mathrm{S} 1}}{\mathrm{R}_{\mathrm{S} 1}+\mathrm{R}_{\mathrm{S} 2}} \tag{7}
\end{equation*}
$$

For example, if the master supply output voltage slew rate was $1 \mathrm{~V} / \mathrm{ms}$ and the desired delay time between the startup of the master supply and LM2744 output voltage was 5 ms , then the desired SD pin slew rate would be $(1.08 \mathrm{~V} / 5 \mathrm{~ms})=0.216 \mathrm{~V} / \mathrm{ms}$. Due to the internal impedance of the $\overline{\mathrm{SD}} \mathrm{pin}$, the maximum recommended value for $R_{S 2}$ is $1 \mathrm{k} \Omega$. To achieve the desired slew rate, $R_{S 2}$ would then be $274 \Omega$. A timing diagram for this example is shown in Figure 25.


Figure 25. Delay for Sequencing

## $\overline{\text { SD }}$ PIN IMPEDANCE

When connecting a resistor divider to the $\overline{\mathrm{SD}}$ pin of the LM2744 some care has to be taken. Once the $\overline{\mathrm{SD}}$ voltage goes above $\mathrm{V}_{\text {SD-IH }}$, a $17 \mu \mathrm{~A}$ pull-up current is activated as shown in Figure 26. This current is used to create the internal hysteresis ( $\cong 170 \mathrm{mV}$ ); however, high external impedances will affect the $\overline{S D}$ pin logic thresholds as well. The external impedance used for the sequencing divider network should preferably be a small fraction of the impedance of the SD pin for good performance (around $1 \mathrm{k} \Omega$ ).


Figure 26. $\overline{\text { SD }}$ Pin Logic

## MOSFET GATE DRIVERS

The LM2744 has two gate drivers designed for driving N-channel MOSFETs in a synchronous mode. Note that unlike most other synchronous controllers, the bootstrap capacitor of the LM2744 provides power not only to the driver of the upper MOSFET, but the lower MOSFET driver too (both drivers are ground referenced, i.e. no floating driver). To fully turn the top MOSFET on, the BOOT voltage must be at least one gate threshold greater than $\mathrm{V}_{\text {IN }}$ when the high-side drive goes high. This bootstrap voltage is usually supplied from a local charge pump structure. But looking at the Typical Application schematic, this also means that the difference voltage $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D} 1}$, which is the voltage the bootstrap capacitor charges up to, must be always greater than the maximum tolerance limit of the threshold voltage of the upper MOSFET. Here $V_{D 1}$ is the forward voltage drop across the bootstrap diode D1. This therefore may place restrictions on the minimum input voltage and/or type of MOSFET used.
The most basic charge bootstrap pump circuit can be built using one Schottky diode and a small capacitor, as shown in Figure 27. The capacitor $\mathrm{C}_{\text {BOOT }}$ serves to maintain enough voltage between the top MOSFET gate and source to control the device even when the top MOSFET is on and its source has risen up to the input voltage level. The charge pump circuitry is fed from $\mathrm{V}_{\mathrm{CC}}$, which can operate over a range from 3.0 V to 6.0 V . Using this basic method the voltage applied to the gates of both high-side and low-side MOSFETs is $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{D}}$. This method works well when $\mathrm{V}_{\mathrm{CC}}$ is $5 \mathrm{~V} \pm 10 \%$, because the gate drives will get at least 4.0 V of drive voltage during the worst case of $\mathrm{V}_{\mathrm{CC}-\mathrm{MIN}}=4.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{D} \text {-MAX }}=0.5 \mathrm{~V}$. Logic level MOSFETs generally specify their on-resistance at $\mathrm{V}_{\mathrm{GS}}=$ 4.5 V . When $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 10 \%$, the gate drive at worst case could go as low as 2.5 V . Logic level MOSFETs are not ensured to turn on, or may have much higher on-resistance at 2.5 V . Sub-logic level MOSFETs, usually specified at $\mathrm{V}_{G S}=2.5 \mathrm{~V}$, will work, but are more expensive, and tend to have higher on-resistance. The circuit in Figure 27 works well for input voltages ranging from 1 V up to 16 V and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, because the drive voltage depends only on $\mathrm{V}_{\mathrm{Cc}}$.


Figure 27. Basic Charge Pump (Bootstrap)
Note that the LM2744 can be paired with a low cost linear regulator like the LP8340 to run from a single input rail between 6.0 and 16 V . The 5 V output of the linear regulator powers both the $\mathrm{V}_{\mathrm{CC}}$ and the bootstrap circuit, providing efficient drive for logic level MOSFETs. An example of this circuit is shown in Figure 28.


Figure 28. LP8340 Feeding Basic Charge Pump
Figure 29 shows a second possibility for bootstrapping the MOSFET drives using a doubler. This circuit provides an equal voltage drive of $\mathrm{V}_{\mathrm{Cc}}-3 \mathrm{~V}_{\mathrm{D}}+\mathrm{V}_{\mathrm{IN}}$ to both the high-side and low-side MOSFET drives. This method should only be used in circuits that use 3.3 V for both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathbb{I N}}$. Even with $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ ( $10 \%$ lower tolerance on 3.3 V ) and $\mathrm{V}_{\mathrm{D}}=0.5 \mathrm{~V}$ both high-side and low-side gates will have at least 4.5 V of drive. The power dissipation of the gate drive circuitry is directly proportional to gate drive voltage, hence the thermal limits of the LM2744 IC will quickly be reached if this circuit is used with $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{IN}}$ voltages over 5 V .


Figure 29. Charge Pump with Added Gate Drive
All the gate drive circuits shown in the above figures typically use 100 nF ceramic capacitors in the bootstrap locations.

## POWER GOOD SIGNAL

The Power Good signal is an OR-gated flag which takes into account both output overvoltage and undervoltage conditions. If the feedback pin (FB) voltage is $18 \%$ above its nominal value or falls $28 \%$ below that value the Power Good flag goes low. The Power Good flag can be used to signal other circuits that the output voltage has fallen out of regulation, however the switching of the LM2744 continues regardless of the state of the Power Good signal. The Power Good flag will return to logic high whenever the feedback pin voltage is between $72 \%$ and $118 \%$ of $V_{\text {REF }}$.

## UVLO

The 2.76 V turn-on threshold on $\mathrm{V}_{\mathrm{CC}}$ has a built in hysteresis of about 300 mV . If $\mathrm{V}_{\mathrm{CC}}$ drops below 2.42 V , the chip enters UVLO mode. UVLO consists of turning off the top and bottom MOSFETS and remaining in that condition until $\mathrm{V}_{\mathrm{CC}}$ rises above 2.76 V . As with shutdown, the soft-start capacitor is discharged through an internal MOSFET, ensuring that the next start-up will be controlled by the soft-start circuitry.

## CURRENT LIMIT

Current limit is realized by sensing the voltage across the low-side MOSFET while it is on. The $\mathrm{R}_{\text {DSON }}$ of the MOSFET is a known value; hence the current through the MOSFET can be determined as:

$$
\begin{equation*}
V_{D S}=I_{\text {OUT }} * R_{\text {DSON }} \tag{8}
\end{equation*}
$$

The current through the low-side MOSFET while it is on is also the falling portion of the inductor current. The current limit threshold is determined by an external resistor, $\mathrm{R}_{\mathrm{CS}}$, connected between the switching node and the $I_{\text {SEN }}$ pin. A constant current of $40 \mu \mathrm{~A}$ is forced through $\mathrm{R}_{\mathrm{CS}}$, causing a fixed voltage drop. This fixed voltage is compared against $\mathrm{V}_{\mathrm{DS}}$ and if the latter is higher, the current limit of the chip has been reached. $\mathrm{R}_{\mathrm{CS}}$ can be found by using the following equation:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{CS}}=\mathrm{R}_{\text {DSON }} \times \mathrm{I}_{\text {LIM }} / 40 \mu \mathrm{~A} \tag{9}
\end{equation*}
$$

For example, a conservative 15A current limit in a 10 A design with a minimum $R_{D S O N}$ of $10 \mathrm{~m} \Omega$ would require a $3.74 \mathrm{k} \Omega$ resistor. Because current sensing is done across the low-side MOSFET, no minimum high-side on-time is necessary. The LM2744 enters current limit mode if the inductor current exceeds the current limit threshold at the point where the high-side MOSFET turns off and the low-side MOSFET turns on. (The point of peak inductor current, see Figure 30). Note that in normal operation mode the high-side MOSFET always turns on at the beginning of a clock cycle. In current limit mode, by contrast, the high-side MOSFET on-pulse is skipped. This causes inductor current to fall. Unlike a normal operation switching cycle, however, in a current limit mode switching cycle the high-side MOSFET will turn on as soon as inductor current has fallen to the current limit threshold. The LM2744 will continue to skip high-side MOSFET pulses until the inductor current peak is below the current limit threshold, at which point the system resumes normal operation.


Figure 30. Current Limit Threshold
Unlike a high-side MOSFET current sensing scheme, which limits the peaks of inductor current, low-side current sensing is only allowed to limit the current during the converter off-time, when inductor current is falling. Therefore in a typical current limit plot the valleys are normally well defined, but the peaks are variable, according to the duty cycle. The PWM error amplifier and comparator control the off-pulse of the high-side MOSFET, even during current limit mode, meaning that peak inductor current can exceed the current limit threshold. Assuming that the output inductor does not saturate, the maximum peak inductor current during current limit mode can be calculated with the following equation:

$$
I_{\text {PK-CL }}=I_{\text {LIM }}+\left(T_{\text {OSC }}-200 n s\right) \frac{V_{I N}-V_{O}}{L}
$$

where

- $T_{\text {osc }}$ is the inverse of switching frequency $F_{\text {sw }}$

The 200 ns term represents the minimum off-time of the duty cycle, which ensures enough time for correct operation of the current sensing circuitry.
In order to minimize the time period in which peak inductor current exceeds the current limit threshold, the IC also discharges the soft-start capacitor through a fixed $90 \mu \mathrm{~A}$ sink. The output of the LM2744 internal error amplifier is limited by the voltage on the soft-start capacitor. Hence, discharging the soft-start capacitor reduces the maximum duty cycle D of the controller. During severe current limit this reduction in duty cycle will reduce the output voltage if the current limit conditions last for an extended time. Output inductor current will be reduced in turn to a flat level equal to the current limit threshold. The third benefit of the soft-start capacitor discharge is a smooth, controlled ramp of output voltage when the current limit condition is cleared.

## SHUTDOWN

If the shutdown pin is pulled low, (below 0.8 V ) the LM2744 enters shutdown mode, and discharges the soft-start capacitor through a MOSFET switch. The high and low-side MOSFETs are turned off. The LM2744 remains in this state as long as $\mathrm{V}_{\text {SD }}$ sees a logic low (see the Electrical Characteristics table). To assure proper IC start-up the shutdown pin should not be left floating. For normal operation this pin should be connected directly to $\mathrm{V}_{\mathrm{CC}}$ or to another voltage between 1.3 V to $\mathrm{V}_{\mathrm{CC}}$ (see the Electrical Characteristics table).

## DESIGN CONSIDERATIONS

The following is a design procedure for all the components needed to create the Typical Application Circuit shown on the front page. This design converts $3.3 \mathrm{~V}\left(\mathrm{~V}_{\text {IN }}\right)$ to $1.2 \mathrm{~V}\left(\mathrm{~V}_{\text {OUT }}\right)$ at a maximum load of 4 A with an efficiency of $89 \%$ and a switching frequency of 300 kHz . The same procedures can be followed to create many other designs with varying input voltages, output voltages, and load currents.

## Input Capacitor

The input capacitors in a Buck converter are subjected to high stress due to the input current trapezoidal waveform. Input capacitors are selected for their ripple current capability and their ability to withstand the heat generated since that ripple current passes through their ESR. Input rms ripple current is approximately:

$$
I_{\text {RMS_RIP }}=I_{\text {OUT }} \times \sqrt{D(1-D)}
$$

where

$$
\begin{equation*}
\text { - duty cycle } \mathrm{D}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathbb{I N}} \tag{11}
\end{equation*}
$$

The power dissipated by each input capacitor is:

$$
\mathrm{P}_{\mathrm{CAP}}=\frac{\left(\mathrm{I}_{\mathrm{RMS}} \mathrm{KIP}^{2}\right)^{2} \times \mathrm{ESR}}{\mathrm{n}^{2}}
$$

where

- n is the number of capacitors
- ESR is the equivalent series resistance of each capacitor

The equation above indicates that power loss in each capacitor decreases rapidly as the number of input capacitors increases. The worst-case ripple for a Buck converter occurs during full load and when the duty cycle (D) is 0.5 . For this 3.3 V to 1.2 V design the duty cycle is 0.364 . For a 4 A maximum load the ripple current is 1.92A.

## Output Inductor

The output inductor forms the first half of the power stage in a Buck converter. It is responsible for smoothing the square wave created by the switching action and for controlling the output current ripple ( $\Delta \mathrm{l}_{\mathrm{OUT}}$ ). The inductance is chosen by selecting between tradeoffs in efficiency and response time. The smaller the output inductor, the more quickly the converter can respond to transients in the load current. However, as shown in the efficiency calculations, a smaller inductor requires a higher switching frequency to maintain the same level of output current ripple. An increase in frequency can mean increasing loss in the MOSFETs due to the charging and discharging of the gates. Generally the switching frequency is chosen so that conduction loss outweighs switching loss. The equation for output inductor selection is:

$$
\begin{align*}
\mathrm{L} & =\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {OUT }} \times \mathrm{F}_{\text {SW }}} \times \mathrm{D}  \tag{13}\\
\mathrm{~L} & =\frac{3.3 \mathrm{~V}-1.2 \mathrm{~V}}{0.4 \times 4 \mathrm{~A} \times 300 \mathrm{kHz}} \times \frac{1.2 \mathrm{~V}}{3.3 \mathrm{~V}}  \tag{14}\\
\mathrm{~L} & =1.6 \mu \mathrm{H} \tag{15}
\end{align*}
$$

Here we have plugged in the values for output current ripple, input voltage, output voltage, switching frequency, and assumed a $40 \%$ peak-to-peak output current ripple. This yields an inductance of $1.6 \mu \mathrm{H}$. The output inductor must be rated to handle the peak current (also equal to the peak switch current), which is (lout $+0.5^{*} \Delta \mathrm{l}_{\text {OUT }}$ ) $=$ 4.8 A , for a 4 A design. The Coilcraft DO3316P-222P is $2.2 \mu \mathrm{H}$, is rated to 7.4 A peak, and has a direct current resistance (DCR) of $12 \mathrm{~m} \Omega$.
After selecting an output inductor, inductor current ripple should be re-calculated with the new inductance value, as this information is needed to select the output capacitor. Re-arranging the equation used to select inductance yields the following:

$$
\begin{equation*}
\Delta l_{\text {OUT }}=\frac{V_{\mathrm{INI}_{\text {(max })}}-\mathrm{V}_{\mathrm{O}}}{\mathrm{f}_{\mathrm{SW}} \times \mathrm{L}_{\text {ACTUAL }}} \times \mathrm{D} \tag{16}
\end{equation*}
$$

$\mathrm{V}_{\text {IN(MAX }}$ is assumed to be $10 \%$ above the steady state input voltage, or 3.6 V . The actual current ripple will then be 1.2A. Peak inductor/switch current will be 4.6A.

## Output Capacitor

The output capacitor forms the second half of the power stage of a Buck switching converter. It is used to control the output voltage ripple ( $\Delta \mathrm{V}_{\text {OUT }}$ ) and to supply load current during fast load transients.
In this example the output current is 4 A and the expected type of capacitor is an aluminum electrolytic, as with the input capacitors. Other possibilities include ceramic, tantalum, and solid electrolyte capacitors, however the ceramic type often do not have the large capacitance needed to supply current for load transients, and tantalums tend to be more expensive than aluminum electrolytic. Aluminum capacitors tend to have very high capacitance and fairly low ESR, meaning that the ESR zero, which affects system stability, will be much lower than the switching frequency. The large capacitance means that at the switching frequency, the ESR is dominant, hence the type and number of output capacitors is selected on the basis of ESR. One simple formula to find the maximum ESR based on the desired output voltage ripple, $\Delta \mathrm{V}_{\text {OUT }}$ and the designed output current ripple, $\Delta \mathrm{l}_{\text {OUT }}$, is:

$$
\begin{equation*}
\mathrm{ESR}_{\text {MAX }}=\frac{\Delta \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {OUT }}} \tag{17}
\end{equation*}
$$

In this example, in order to maintain a $2 \%$ peak-to-peak output voltage ripple and a $40 \%$ peak-to-peak inductor current ripple, the required maximum ESR is $20 \mathrm{~m} \Omega$. The Sanyo 4 SP 560 M electrolytic capacitor will give an equivalent ESR of $14 \mathrm{~m} \Omega$. The capacitance of $560 \mu \mathrm{~F}$ is enough to supply energy even to meet severe load transient demands.

## MOSFETs

Selection of the power MOSFETs is governed by a tradeoff between cost, size, and efficiency. One method is to determine the maximum cost that can be endured, and then select the most efficient device that fits that price. Breaking down the losses in the high-side and low-side MOSFETs and then creating spreadsheets is one way to determine relative efficiencies between different MOSFETs. Good correlation between the prediction and the bench result is not ensured, however. Single-channel buck regulators that use a controller IC and discrete MOSFETs tend to be most efficient for output currents of 2-10A.

Losses in the high-side MOSFET can be broken down into conduction loss, gate charging loss, and switching loss. Conduction, or $\mathrm{I}^{2} \mathrm{R}$ loss, is approximately:

$$
\begin{align*}
& P_{C}=D\left(1_{0}^{2} \times R_{\text {DSON-HI }} \times 1.3\right) \text { (High-Side MOSFET) }  \tag{18}\\
& P_{C}=(1-\mathrm{D}) \times\left(1_{0}^{2} \times R_{\text {DSON-Lo }} \times 1.3\right) \text { (Low-Side MOSFET) } \tag{19}
\end{align*}
$$

In the above equations the factor 1.3 accounts for the increase in MOSFET $R_{\text {DSON }}$ due to heating. Alternatively, the 1.3 can be ignored and the $\mathrm{R}_{\text {DSON }}$ of the MOSFET estimated using the $\mathrm{R}_{\mathrm{DSON}}$ Vs. Temperature curves in the MOSFET datasheets.
Gate charging loss results from the current driving the gate capacitance of the power MOSFETs, and is approximated as:
$P_{G C}=n \times\left(V_{D D}\right) \times Q_{G} \times F_{S W}$
where

- ' $n$ ' is the number of MOSFETs (if multiple devices have been placed in parallel)
- $\mathrm{V}_{\mathrm{DD}}$ is the driving voltage (see MOSFET Gate Drivers section)
- $Q_{G S}$ is the gate charge of the MOSFET

If different types of MOSFETs are used, the ' $n$ ' term can be ignored and their gate charges simply summed to form a cumulative $\mathrm{Q}_{\mathrm{G}}$. Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM2744, and not in the MOSFET itself.
Switching loss occurs during the brief transition period as the high-side MOSFET turns on and off, during which both current and voltage are present in the channel of the MOSFET. It can be approximated as:
$\mathrm{P}_{\mathrm{SW}}=0.5 \times \mathrm{V}_{\mathbb{I N}} \times \mathrm{I}_{\mathrm{O}} \times\left(\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}}\right) \times \mathrm{F}_{\mathrm{SW}}$
where

- $t_{R}$ and $t_{F}$ are the rise and fall times of the MOSFET

Switching loss occurs in the high-side MOSFET only.
For this example, the maximum drain-to-source voltage applied to either MOSFET is 3.6 V . The maximum drive voltage at the gate of the high-side MOSFET is 3.1 V , and the maximum drive voltage for the low-side MOSFET is 3.3 V . Due to the low drive voltages in this example, a MOSFET that turns on fully with 3.1 V of gate drive is needed. For designs of 5A and under, dual MOSFETs in SO-8 provide a good tradeoff between size, cost, and efficiency.

## Support Components

$\mathrm{C}_{\mathbf{I N}} 2$ - A small ( 0.1 to $1 \mu \mathrm{~F}$ ) ceramic capacitor should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET (dual MOSFETs make this easy). This capacitor should be X5R type dielectric or better.
$\mathbf{R}_{\mathbf{C C}}, \mathbf{C}_{\mathrm{cc}}$ - These are standard filter components designed to ensure smooth DC voltage for the chip supply. $\mathbf{R}_{\mathrm{CC}}$ should be $1-10 \Omega$. $\mathrm{C}_{\mathrm{CC}}$ should be $1 \mu \mathrm{~F}$, X5R type or better.
$\mathrm{C}_{\text {воот }}-$ Bootstrap capacitor, typically 100 nF .
$\mathbf{R}_{\text {PULL-UP }}$ - This is a standard pull-up resistor for the open-drain power good signal (PWGD). The recommended value is $10 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}$. If this feature is not necessary, the resistor can be omitted.
$D_{1}$ - A small Schottky diode should be used for the bootstrap. It allows for a minimum drop for both high and lowside drivers. The MBR0520 or BAT54 work well in most designs.
$\mathbf{R}_{\text {Cs }}$ - Resistor used to set the current limit. Since the design calls for a peak current magnitude (lout $+0.5^{*} \Delta \mathrm{l}_{\text {OUT }}$ ) of 4.8 A , a safe setting would be 6A. (This is below the saturation current of the output inductor, which is 7A.) Following the equation from the Current Limit section, a $1.3 \mathrm{k} \Omega$ resistor should be used.
$\mathbf{R}_{\text {FADJ }}$ - This resistor is used to set the switching frequency of the chip. The resistor value is calculated from equation in Normal Operation section. For 300 kHz operation, a $97.6 \mathrm{k} \Omega$ resistor should be used.
$\mathbf{C}_{\mathrm{ss}}$ - The soft-start capacitor depends on the user requirements and is calculated based on the equation given in the section titled START UP/SOFT-START. Therefore, for a $700 \mu \mathrm{~s}$ delay, a 12 nF capacitor is suitable.

## Control Loop Compensation

The LM2744 uses voltage-mode ('VM') PWM control to correct changes in output voltage due to line and load transients. One of the attractive advantages of voltage mode control is its relative immunity to noise and layout. However VM requires careful small signal compensation of the control loop for achieving high bandwidth and good phase margin.
The control loop is comprised of two parts. The first is the power stage, which consists of the duty cycle modulator, output inductor, output capacitor, and load. The second part is the error amplifier, which for the LM2744 is a 9 MHz op-amp used in the classic inverting configuration. Figure 31 shows the regulator and control loop components.


Figure 31. Power Stage and Error Amp
One popular method for selecting the compensation components is to create Bode plots of gain and phase for the power stage and error amplifier. Combined, they make the overall bandwidth and phase margin of the regulator easy to see. Software tools such as Excel, MathCAD, and Matlab are useful for showing how changes in compensation or the power stage affect system gain and phase.
The power stage modulator provides a DC gain $A_{D C}$ that is equal to the input voltage divided by the peak-to-peak value of the PWM ramp. This ramp is 1.0VP-P for the LM2744. The inductor and output capacitor create a double pole at frequency $f_{\text {DP }}$, and the capacitor ESR and capacitance create a single zero at frequency $\mathrm{f}_{\text {ESR }}$. For this example, with $\mathrm{V}_{\mathbb{N}}=3.3 \mathrm{~V}$, these quantities are:

$$
\begin{align*}
& A_{D C}=\frac{V_{I N}}{V_{\text {RAMP }}}=\frac{3.3}{1.0}=10.4 \mathrm{~dB}  \tag{22}\\
& f_{D P}=\frac{1}{2 \pi} \sqrt{\frac{R_{O}+R_{L}}{L_{O}\left(R_{O}+E S R\right)}}=4.5 \mathrm{kHz}  \tag{23}\\
& f_{E S R}=\frac{1}{2 \pi C_{0} E S R}=20.3 \mathrm{kHz} \tag{24}
\end{align*}
$$

In the equation for $f_{D P}$, the variable $R_{L}$ is the power stage resistance, and represents the inductor DCR plus the on resistance of the high-side MOSFET. $R_{0}$ is the output voltage divided by output current. The power stage transfer function $G_{P S}$ is given by the following equation, and Figure 32 shows Bode plots of the phase and gain in this example.

$$
\begin{equation*}
G_{P S}=\frac{P V I N \times R_{o}}{V_{\text {RAMP }}} \times \frac{s C_{0} R_{C}+1}{a \times s^{2}+b \times s+c} \tag{25}
\end{equation*}
$$

$a=L C_{0}\left(R_{O}+R_{C}\right)$
$b=L+C_{o}\left(R_{0} R_{L}+R_{O} R_{C}+R_{C} R_{L}\right)$
$\mathrm{c}=\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{L}}$


Figure 32. Power Stage Gain and Phase
The double pole at 4.5 kHz causes the phase to drop to approximately $-130^{\circ}$ at around 10 kHz . The ESR zero, at 20.3 kHz , provides a $+90^{\circ}$ boost that prevents the phase from dropping to $-180^{\circ}$. If this loop were left uncompensated, the bandwidth would be approximately 10 kHz and the phase margin $53^{\circ}$. In theory, the loop would be stable, but would suffer from poor DC regulation (due to the low DC gain) and would be slow to respond to load transients (due to the low bandwidth.) In practice, the loop could easily become unstable due to tolerances in the output inductor, capacitor, or changes in output current, or input voltage. Therefore, the loop is compensated using the error amplifier and a few passive components.
For this example, a Type III, or three-pole-two-zero approach gives optimal bandwidth and phase.
In most voltage mode compensation schemes, including Type III, a single pole is placed at the origin to boost DC gain as high as possible. Two zeroes $f_{\mathrm{Z} 1}$ and $\mathrm{f}_{\mathrm{z} 2}$ are placed at the double pole frequency to cancel the double pole phase lag. Then, a pole, $f_{P 1}$ is placed at the frequency of the ESR zero. A final pole $f_{P 2}$ is placed at one-half of the switching frequency. The gain of the error amplifier transfer function is selected to give the best bandwidth possible without violating the Nyquist stability criteria. In practice, a good crossover point is one-fifth of the switching frequency, or 60 kHz for this example. The generic equation for the error amplifier transfer function is:

$$
\begin{equation*}
G_{E A}=A_{E A} \times \frac{\left(\frac{s}{2 \pi f_{\mathrm{Z} 1}}+1\right)\left(\frac{s}{2 \pi f_{\mathrm{Z} 2}}+1\right)}{s\left(\frac{s}{2 \pi f_{P 1}}+1\right)\left(\frac{s}{2 \pi f_{\mathrm{P} 2}}+1\right)} \tag{26}
\end{equation*}
$$

In this equation the variable $A_{E A}$ is a ratio of the values of the capacitance and resistance of the compensation components, arranged as shown inFigure 32. $A_{E A}$ is selected to provide the desired bandwidth. A starting value of 80,000 for $A_{E A}$ should give a conservative bandwidth. Increasing the value will increase the bandwidth, but will also decrease phase margin. Designs with $45-60^{\circ}$ are usually best because they represent a good tradeoff between bandwidth and phase margin. In general, phase margin is lowest and gain highest (worst-case) for maximum input voltage and minimum output current. One method to select $A_{E A}$ is to use an iterative process beginning with these worst-case conditions.

1. Increase $A_{E A}$
2. Check overall bandwidth and phase margin
3. Change $\mathrm{V}_{\mathrm{IN}}$ to minimum and recheck overall bandwidth and phase margin
4. Change $\mathrm{I}_{\mathrm{O}}$ to maximum and recheck overall bandwidth and phase margin

The process ends when the both bandwidth and the phase margin are sufficiently high. For this example input voltage can vary from 3.0 to 3.6 V and output current can vary from 0 to 4 A , and after a few iterations a moderate gain factor of 110,000 is used.
The error amplifier of the LM2744 has a unity-gain bandwidth of 9 MHz . In order to model the effect of this limitation, the open-loop gain can be calculated as:

$$
\begin{equation*}
\mathrm{OPG}=\frac{2 \pi \times 9 \mathrm{MHz}}{\mathrm{~s}} \tag{27}
\end{equation*}
$$

The new error amplifier transfer function that takes into account unity-gain bandwidth is:

$$
\begin{equation*}
H_{E A}=\frac{G_{E A} \times O P G}{1+G_{E A}+O P G} \tag{28}
\end{equation*}
$$

The gain and phase of the error amplifier are shown in Figure 33.


Figure 33. Error Amp Gain and Phase
In VM regulators, the top feedback resistor $\mathrm{R}_{\mathrm{FB} 2}$ forms a part of the compensation. Setting $\mathrm{R}_{\mathrm{FB} 2}$ to $10 \mathrm{k} \Omega, \pm 1 \%$ usually gives values for the other compensation resistors and capacitors that fall within a reasonable range. (Capacitances $>1 \mathrm{pF}$, resistances $<1 \mathrm{M} \Omega$ ) $\mathrm{C}_{\mathrm{C} 1}, \mathrm{C}_{\mathrm{C} 2}, \mathrm{C}_{\mathrm{C} 3}, \mathrm{R}_{\mathrm{C} 1}$, and $\mathrm{R}_{\mathrm{C} 2}$ are selected to provide the poles and zeroes at the desired frequencies, using the following equations:

$$
\begin{align*}
& \mathrm{C}_{\mathrm{C} 1}=\frac{\mathrm{f}_{\mathrm{Z} 1}}{A_{\mathrm{EA}} \times 10,000 \times f_{\mathrm{P} 2}}=27 \mathrm{pF}  \tag{29}\\
& \mathrm{C}_{\mathrm{C} 2}=\frac{1}{A_{\mathrm{EA}} \times 10,000}-\mathrm{C}_{\mathrm{C} 1}=882 \mathrm{pF}  \tag{30}\\
& \mathrm{C}_{\mathrm{C} 3}=\frac{1}{2 \pi \times 10,000}-\left(\frac{1}{f_{\mathrm{Z} 2}}-\frac{1}{f_{\mathrm{P} 1}}\right)=2.73 \mathrm{nF}  \tag{31}\\
& \mathrm{R}_{\mathrm{C} 1}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C} 2} \times f_{\mathrm{Z} 1}}=39.8 \mathrm{k} \Omega  \tag{32}\\
& \mathrm{R}_{\mathrm{C} 2}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C} 3} \times \mathrm{f}_{\mathrm{P} 1}}=2.55 \mathrm{k} \Omega \tag{33}
\end{align*}
$$

In practice, a good trade off between phase margin and bandwidth can be obtained by selecting the closest $\pm 10 \%$ capacitor values above what are suggested for $\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{C} 2}$, the closest $\pm 10 \%$ capacitor value below the suggestion for $\mathrm{C}_{\mathrm{C} 3}$, and the closest $\pm 1 \%$ resistor values below the suggestions for $\mathrm{R}_{\mathrm{C}_{1}}, \mathrm{R}_{\mathrm{C} 2}$. Note that if the suggested value for $R_{C 2}$ is less than $100 \Omega$, it should be replaced by a short circuit. Following this guideline, the compensation components will be:
$\mathrm{C}_{\mathrm{C} 1}=27 \mathrm{pF} \pm 10 \%, \mathrm{C}_{\mathrm{C} 2}=820 \mathrm{pF} \pm 10 \%$
$\mathrm{C}_{\mathrm{C} 3}=2.7 \mathrm{nF} \pm 10 \%, \mathrm{R}_{\mathrm{C} 1}=39.2 \mathrm{k} \Omega \pm 1 \%$
$R_{\mathrm{C} 2}=2.55 \mathrm{k} \Omega \pm 1 \%$
The transfer function of the compensation block can be derived by considering the compensation components as impedance blocks $Z_{F}$ and $Z_{I}$ around an inverting op-amp:

$$
\begin{align*}
& G_{E A-A C T U A L}=\frac{Z_{F}}{Z_{1}}  \tag{34}\\
& Z_{F}=\frac{\frac{1}{s C_{C 1}} \times\left(10,000+\frac{1}{s C_{C 2}}\right)}{10,000+\frac{1}{s C_{C 1}}+\frac{1}{s C_{C 2}}} \\
& Z_{I}=\frac{R_{C 1}\left(R_{C 2}+\frac{1}{s C_{C 3}}\right)}{R_{C 1}+R_{C 2}+\frac{1}{s C_{C 3}}} \tag{36}
\end{align*}
$$

As with the generic equation, $G_{\text {EA-ACTUAL }}$ must be modified to take into account the limited bandwidth of the error amplifier. The result is:

$$
\begin{equation*}
H_{E A}=\frac{G_{E A-A C T U A L} \times O P G}{1+G_{E A-A C T U A L}+O P G} \tag{37}
\end{equation*}
$$

The total control loop transfer function H is equal to the power stage transfer function multiplied by the error amplifier transfer function.

$$
\begin{equation*}
H=G_{P S} \times H_{E A} \tag{38}
\end{equation*}
$$

The bandwidth and phase margin can be read graphically from Bode plots of $\mathrm{H}_{\mathrm{EA}}$ are shown in Figure 34 .


Figure 34. Overall Loop Gain and Phase

The bandwidth of this example circuit is 59 kHz , with a phase margin of $60^{\circ}$.

## EFFICIENCY CALCULATIONS

The following is a sample calculation.
A reasonable estimation of the efficiency of a switching buck controller can be obtained by adding together the Output Power ( $\mathrm{P}_{\text {out }}$ ) loss and the Total Power ( $\mathrm{P}_{\text {TOTAL }}$ ) loss:

$$
\begin{equation*}
\eta=\frac{P_{\text {out }}}{P_{\text {OUT }}+P_{\text {TOTAL }}} \times 100 \% \tag{39}
\end{equation*}
$$

The Output Power ( $\mathrm{P}_{\text {out }}$ ) for the Typical Application Circuit design is $(1.2 \mathrm{~V} * 4 \mathrm{~A})=4.8 \mathrm{~W}$. The Total Power ( $\mathrm{P}_{\text {total }}$ ), with an efficiency calculation to complement the design, is shown below.
The majority of the power losses are due to low and high-side of MOSFET's losses. The losses in any MOSFET are group of switching ( $\mathrm{P}_{\mathrm{sw}}$ ) and conduction losses ( $\mathrm{P}_{\mathrm{CND}}$ ).

$$
\begin{align*}
& \mathrm{P}_{\mathrm{FET}}=\mathrm{P}_{\mathrm{SW}}+\mathrm{P}_{\mathrm{CND}}=61.38 \mathrm{~mW}+270.42 \mathrm{~mW}  \tag{40}\\
& \mathrm{P}_{\mathrm{FET}}=331.8 \mathrm{~mW} \tag{41}
\end{align*}
$$

## FET Switching Loss ( $\mathrm{P}_{\text {sw }}$ )

$$
\begin{align*}
& \mathrm{P}_{\mathrm{SW}}=\mathrm{P}_{\mathrm{SW}(\mathrm{ON})}+\mathrm{P}_{\mathrm{SW}(\mathrm{OFF})}  \tag{42}\\
& \mathrm{P}_{\mathrm{SW}}=0.5^{*} \mathrm{~V}_{\text {IN }}{ }^{*} \mathrm{I}_{\text {OUT }}^{*}\left(\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}}\right)^{*} \mathrm{~F}_{\mathrm{OSC}}  \tag{43}\\
& \mathrm{P}_{\mathrm{SW}}=0.5 \times 3.3 \mathrm{~V} \times 4 \mathrm{~A} \times 300 \mathrm{kHz} \times 31 \mathrm{~ns}  \tag{44}\\
& \mathrm{P}_{\mathrm{SW}}=61.38 \mathrm{~mW} \tag{45}
\end{align*}
$$

The FDS6898A has a typical turn-on rise time $t_{r}$ and turn-off fall time $t_{f}$ of 15 ns and 16 ns , respectively. The switching losses for this type of dual N -Channel MOSFETs are 0.061W.

## FET Conduction Loss ( $\mathrm{P}_{\text {CND }}$ )

$$
\begin{align*}
& \mathrm{P}_{\mathrm{CND}}=\mathrm{P}_{\mathrm{CND} 1}+\mathrm{P}_{\mathrm{CND} 2}  \tag{46}\\
& \mathrm{P}_{\mathrm{CND} 1}=I^{2} \text { OUT } \times \mathrm{R}_{\mathrm{DS}(O N)} \times k \times \mathrm{D}  \tag{47}\\
& \mathrm{P}_{\mathrm{CND} 2}=I^{2} \text { OUT } \times \mathrm{R}_{\mathrm{DS}(O N)} \times k \times(1-\mathrm{D}) \tag{48}
\end{align*}
$$

$R_{D S(O N)}=13 \mathrm{~m} \Omega$ and the factor is a constant value ( $k=1.3$ ) to account for the increasing $R_{D S(O N)}$ of a FET due to heating.
$\mathrm{P}_{\mathrm{CND} 1}=(4 \mathrm{~A})^{2} \times 13 \mathrm{~m} \Omega \times 1.3 \times 0.364$
$\mathrm{P}_{\mathrm{CND} 2}=(4 \mathrm{~A})^{2} \times 13 \mathrm{~m} \Omega \times 1.3 \times(1-0.364)$
$P_{C N D}=98.42 \mathrm{~mW}+172 \mathrm{~mW}=270.42 \mathrm{~mW}$
There are few additional losses that are taken into account:

## IC Operating Loss ( $\mathrm{P}_{\text {IC }}$ )

$P_{\text {IC }}=l_{Q_{\_} \text {vcc }} \times V_{C c}$,
where $\mathrm{I}_{\mathrm{Q} \text {-VCC }}$ is the typical operating $\mathrm{V}_{\mathrm{CC}}$ current
$P_{\text {IC }}=1.5 \mathrm{~mA} * 3.3 \mathrm{~V}=4.95 \mathrm{~mW}$
FET Gate Charging Loss ( $\mathrm{P}_{\mathrm{GATE}}$ )

$$
\begin{align*}
& \mathrm{P}_{\text {GATE }}=\mathrm{n} * \mathrm{~V}_{\mathrm{CC}} * \mathrm{Q}_{\mathrm{GS}} * \mathrm{~F}_{\mathrm{OSC}}  \tag{54}\\
& \mathrm{P}_{\text {GATE }}=2 \times 3.3 \mathrm{~V} \times 3 \mathrm{nC} \times 300 \mathrm{kHz}  \tag{55}\\
& \mathrm{P}_{\text {GATE }}=5.94 \mathrm{~mW} \tag{56}
\end{align*}
$$

The value $n$ is the total number of FETs used and $Q_{G S}$ is the typical gate-source charge value, which is $3 n C$. For the FDS6898A the gate charging loss is 5.94 mW .

## Input Capacitor Loss ( $\mathrm{P}_{\text {CAP }}$ )

$$
\mathrm{P}_{\mathrm{CAP}}=\frac{\left(\mathrm{I}_{\mathrm{RMS}} \text { _RIP }\right)^{2} \times \text { ESR }}{\mathrm{n}^{2}}
$$

where

$$
\begin{equation*}
\text { - } \quad \mathrm{I}_{\mathrm{RMS} \text { _RIP }}=\mathrm{I}_{\text {OUT }} x \sqrt{\mathrm{D}(1-\mathrm{D})} \tag{57}
\end{equation*}
$$

Here n is the number of paralleled capacitors, ESR is the equivalent series resistance of each, and $\mathrm{P}_{\text {CAP }}$ is the dissipation in each. So for example if we use only one input capacitor of $24 \mathrm{~m} \Omega$.

$$
\begin{align*}
& \mathrm{P}_{\mathrm{CAP}}=\frac{(1.924 \mathrm{~A})^{2} \times 24 \mathrm{~m} \Omega}{\mathrm{I}^{2}}  \tag{58}\\
& \mathrm{P}_{\mathrm{CAP}}=88.8 \mathrm{~mW} \tag{59}
\end{align*}
$$

Output Inductor Loss ( $\mathrm{P}_{\mathrm{IND}}$ )
$P_{\text {IND }}=I^{2}$ OUT $*$ DCR
where DCR is the DC resistance. Therefore, for example

$$
\begin{align*}
& P_{\text {IND }}=(4 \mathrm{~A})^{2} \times 11 \mathrm{~m} \Omega  \tag{61}\\
& \mathrm{P}_{\text {IND }}=176 \mathrm{~mW} \tag{62}
\end{align*}
$$

Total System Efficiency

$$
\begin{align*}
\eta & =\frac{P_{\text {OUT }}}{P_{\text {OUT }}+P_{\text {TOTAL }}} \times 100 \%  \tag{63}\\
\eta & =\frac{4.8 W}{4.8 W+0.6 W}=89 \% \tag{64}
\end{align*}
$$

## Example Circuits



Figure 35. 5 V to 3.3 V at $2 \mathrm{~A}, \mathrm{~V}_{\text {REF }}=1.2 \mathrm{~V}, \mathrm{~F}_{\mathrm{Sw}}=300 \mathrm{kHz}$

Table 1. Bill of Materials

| PART | PART NUMBER | TYPE | PACKAGE | DESCRIPTION | VENDOR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{U}_{1}$ | LM2744 | Synchronous Controller | TSSOP-14 |  | NSC |
| $\mathrm{Q}_{1}$ | FDS6898A | Dual N-MOSFET | SO-8 | $\begin{aligned} & \text { 20V,10m } @ 4.5 \mathrm{~V}, \\ & 16 \mathrm{nC} \end{aligned}$ | Fairchild |
| $\mathrm{D}_{1}$ | MBR0520LTI | Schottky Diode | SOD-123 |  |  |
| $\mathrm{L}_{1}$ | DO3316P-472 | Inductor | $\begin{aligned} & 12.95 \times 9.4 \mathrm{x} \\ & 5.21 \mathrm{~mm} \end{aligned}$ | $4.7 \mu \mathrm{H}, 4.8 \mathrm{Arms} 18 \mathrm{~m} \Omega$ | Coilcraft |
| $\mathrm{ClN}_{1} 1$ | 16SP100M | Aluminum Electrolytic | $10 \mathrm{~mm} \times 6 \mathrm{~mm}$ | $100 \mu \mathrm{~F}, 16 \mathrm{~V}, 2.89 \mathrm{Arms}$ | Sanyo |
| $\mathrm{C}_{0} 1$ | 6SP220M | Aluminum Electrolytic | $10 \mathrm{~mm} \times 6 \mathrm{~mm}$ | 220رF, 6.3V 3.1Arms | Sanyo |
| $\mathrm{C}_{\text {boot, }} \mathrm{C}_{\text {IN }} 2, \mathrm{Co}^{2}$ | VJ0805Y104KXXA | Capacitor | 0805 |  | Vishay |
| $\mathrm{C}_{\text {cc }}$ | VJ0805M104MXQ | Capacitor | 0805 | 1 $\mu \mathrm{F}, 20 \%$ | Vishay |
| $\mathrm{C}_{\mathrm{C} 3}$ | VJ0805Y332KXXA | Capacitor | 0805 | 3300pF, 10\% | Vishay |
| $\mathrm{C}_{\text {SS }}$ | VJ0805A123KXAA | Capacitor | 0805 | 12nF, 10\% | Vishay |
| $\mathrm{C}_{\mathrm{C} 2}$ | VJ0805Y122KXXA | Capacitor | 0805 | 1200pF 10\% | Vishay |
| $\mathrm{C}_{\mathrm{C} 1}$ | VJ0805A270KXAA | Capacitor | 0805 | 27pF, 10\% | Vishay |
| $\mathrm{R}_{\mathrm{FB} 2}$ | CRCW08051002F | Resistor | 0805 | 10.0k ${ }^{\text {1\% }}$ | Vishay |
| $\mathrm{R}_{\mathrm{FB} 1}$ | CRCW08055761F | Resistor | 0805 | $5.76 \mathrm{k} \Omega 1 \%$ | Vishay |
| $\mathrm{R}_{\text {FADJ }}$ | CRCW08051103F | Resistor | 0805 | 110k $1 \%$ | Vishay |
| $\mathrm{R}_{\mathrm{C} 2}$ | CRCW08052101F | Resistor | 0805 | 2.1k $1 \%$ | Vishay |
| $\mathrm{R}_{\text {CS }}$ | CRCW08057870F | Resistor | 0805 | 787, 1\% | Vishay |
| $\mathrm{R}_{\mathrm{CC}}$ | CRCW080510R0F | Resistor | 0805 | 10.0年\% | Vishay |
| $\mathrm{R}_{\mathrm{C} 1}$ | CRCW08053832F | Resistor | 0805 | 38.3k $\Omega$ \% | Vishay |
| R PULL-UP | CRCW08051003J | Resistor | 0805 | 100k $\Omega$ \% | Vishay |



Figure 36. 3.3 V to 2.5 V at $2 \mathrm{~A}, \mathrm{~V}_{\mathrm{REF}}=0.8 \mathrm{~V}, \mathrm{~F}_{\mathrm{SW}}=300 \mathrm{kHz}$

Table 2．Bill of Materials

| PART | PART NUMBER | TYPE | PACKAGE | DESCRIPTION | VENDOR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{U}_{1}$ | LM2744 | Synchronous Controller | TSSOP－14 |  | NSC |
| $\mathrm{Q}_{1}$ | FDS6898A | Dual N－MOSFET | SO－8 | 20V，10m | Fairchild |
| $\mathrm{D}_{1}$ | MBR0520LTI | Schottky Diode | SOD－123 |  |  |
| $\mathrm{L}_{1}$ | DO3316P－332 | Inductor | $\begin{aligned} & 12.95 \times 9.4 \mathrm{x} \\ & 5.21 \mathrm{~mm} \end{aligned}$ | $3.3 \mu \mathrm{H}, 5.4 \mathrm{Arms} 15 \mathrm{~m} \Omega$ | Coilcraft |
| $\mathrm{C}_{\text {IN }} 1$ | 16SP100M | Aluminum Electrolytic | $10 \mathrm{~mm} \times 6 \mathrm{~mm}$ | 100 F ，16V 2．89Arms | Sanyo |
| $\mathrm{C}_{0} 1$ | 6SP220M | Aluminum Electrolytic | $10 \mathrm{~mm} \times 6 \mathrm{~mm}$ | $220 \mu \mathrm{~F}, 6.3 \mathrm{~V} 3.1 \mathrm{Arms}$ | Sanyo |
| $\begin{aligned} & \mathrm{C}_{\text {воот }} \mathrm{C}_{\mathrm{IN} 2,} \\ & \mathrm{C}_{\mathrm{O} 2} \end{aligned}$ | VJ0805Y104KXXA | Capacitor | 0805 | 0．1限，10\％ | Vishay |
| $\mathrm{C}_{\mathrm{Cc}}$ | VJ0805M104MXQ | Capacitor | 0805 | 1 $\mu \mathrm{F}, 20 \%$ | Vishay |
| $\mathrm{C}_{\mathrm{C} 3}$ | VJ0805Y222KXXA | Capacitor | 0805 | 2200pF，10\％ | Vishay |
| $\mathrm{C}_{S S}$ | VJ0805A123KXAA | Capacitor | 0805 | 12nF，10\％ | Vishay |
| $\mathrm{C}_{\mathrm{C} 2}$ | VJ0805Y272KXAA | Capacitor | 0805 | 2700pF 10\％ | Vishay |
| $\mathrm{C}_{\mathrm{C} 1}$ | VJ0805A820KXAA | Capacitor | 0805 | 82pF，10\％ | Vishay |
| $\mathrm{R}_{\text {FB2 }}$ | CRCW08051002F | Resistor | 0805 | 10．0k $1 \%$ | Vishay |
| $\mathrm{R}_{\text {FB1 }}$ | CRCW08054641F | Resistor | 0805 | 4．64k $1 \%$ | Vishay |
| $\mathrm{R}_{\text {FADJ }}$ | CRCW08051103F | Resistor | 0805 | 110k $\Omega$ 1\％ | Vishay |
| $\mathrm{R}_{\mathrm{C} 2}$ | CRCW08052551F | Resistor | 0805 | 2．55k $1 \%$ | Vishay |
| $\mathrm{R}_{\text {CS }}$ | CRCW08058450F | Resistor | 0805 | $845 \Omega 1 \%$ | Vishay |
| $\mathrm{R}_{\mathrm{Cc}}$ | CRCW080510R0F | Resistor | 0805 | 10．0年\％ | Vishay |
| $\mathrm{R}_{\mathrm{C} 1}$ | CRCW08051372F | Resistor | 0805 | 13．7k $1 \%$ | Vishay |
| $\mathrm{R}_{\text {PULL－UP }}$ | CRCW08051003J | Resistor | 0805 | 100k』 5\％ | Vishay |

## REVISION HISTORY

Changes from Revision E (March 2013) to Revision FPage- Changed layout of National Data Sheet to TI format ..... 27


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2744MTC/NOPB | OBSOLETE | TSSOP | PW | 14 |  | TBD | Call TI | Call TI | -40 to 125 | $\begin{aligned} & 2744 \\ & \text { MTC } \end{aligned}$ |  |
| LM2744MTCX/NOPB | OBSOLETE | TSSOP | PW | 14 |  | TBD | Call TI | Call TI | -40 to 125 | $\begin{aligned} & 2744 \\ & \text { MTC } \end{aligned}$ |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Tl's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.
Tl's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate Tl products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.
Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such Tl Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify Tl and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

