- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- High-Bandwidth Data Path (Up to $500 \mathrm{MHz}{ }^{\dagger}$ )
- 5-V-Tolerant I/Os with Device Powered Up or Powered Down
- Low and Flat ON-State Resistance ( $r_{o n}$ ) Characteristics Over Operating Range ( $r_{\text {on }}=5 \Omega$ Typical)
- Rail-to-Rail Switching on Data I/O Ports - 0- to 5-V Switching With 3.3-V VCC - 0- to 3.3-V Switching With $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion ( $\mathrm{C}_{\mathrm{io} \text { (OFF) }}=4 \mathrm{pF}$ Typical)
- Fast Switching Frequency (f $\overline{\mathrm{OE}}=20 \mathrm{MHz}$ Max)
$\dagger$ For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (Icc = 2 mA Typical)
- $\mathrm{V}_{\mathrm{CC}}$ Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels ( $0.8 \mathrm{~V}, 1.2 \mathrm{~V}, 1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, 5 V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I ${ }_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating


## description/ordering information

The SN74CB3Q32245 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance ( $r_{\text {on }}$ ). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q32245 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.
The SN74CB3Q32245 is organized as four 8-bit bus switches with separate output-enable ( $1 \overline{\mathrm{OE}}, 2 \overline{\mathrm{OE}}, 3 \overline{\mathrm{OE}}$, $4 \overline{\mathrm{OE}})$ inputs. It can be used as four 8 -bit bus switches, two 16 -bit bus switches, or as one 32 -bit bus switch. When $\overline{\mathrm{OE}}$ is low, the associated 8 -bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When $\overline{\mathrm{OE}}$ is high, the associated 8 -bit bus switch is OFF, and a high-impedance state exists between the $A$ and $B$ ports.

ORDERING INFORMATION

| $T_{A}$ | PACKAGE $\ddagger$ |  | ORDERABLE <br> PART NUMBER | TOP-SIDE <br> MARKING |
| :---: | :--- | :--- | :--- | :--- |
|  | LFBGA - GKE | Tape and reel | SN74CB3Q32245GKER | BZ245 |
|  | LFBGA - ZKE (Pb-free) | Tape and reel | SN74CB3Q32245ZKER |  |

$\ddagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## 2.5-V/3.3-V HIGH BANDWIDTH

## description/ordering information (continued)

This device is fully specified for partial-power-down applications using $I_{\text {off }}$. The $I_{\text {off }}$ circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE
(each 8-bit bus switch)

| INPUT <br> $\overline{\mathbf{O E}}$ | INPUT/OUTPUT <br> $\mathbf{A}$ | FUNCTION |
| :---: | :---: | :---: |
| L | B | A port = B port |
| H | Z | Disconnect |

GKE PACKAGE
(TOP VIEW)
$\begin{array}{llllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$


## terminal assignments

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1 B 2 | 1B1 | NC | $1 \overline{O E}$ | 1A1 | 1 A 2 |
| B | 1B4 | 1B3 | GND | GND | 1A3 | 1A4 |
| C | 1B6 | 1 B 5 | $V_{\text {CC }}$ | $V_{\text {CC }}$ | 1A5 | 1A6 |
| D | 1B8 | 1B7 | GND | GND | 1A7 | 1A8 |
| E | 2B2 | 2B1 | GND | GND | 2A1 | 2 A 2 |
| F | 2B4 | 2 B 3 | $V_{C C}$ | $V_{C C}$ | 2 A 3 | 2A4 |
| G | 2B6 | 2B5 | GND | GND | 2 A 5 | 2A6 |
| H | 2B7 | 2B8 | NC | 2 $\overline{\mathrm{O}}$ | 2A8 | 2A7 |
| J | 3B2 | 3B1 | NC | $3 \overline{O E}$ | 3A1 | 3 A 2 |
| K | 3B4 | 3B3 | GND | GND | 3A3 | 3A4 |
| L | 3B6 | 3B5 | $V_{C C}$ | $V_{C C}$ | 3 A 5 | 3A6 |
| M | 3B8 | 3B7 | GND | GND | 3A7 | 3A8 |
| N | 4B2 | 4B1 | GND | GND | 4A1 | 4 A 2 |
| P | 4B4 | 4B3 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | 4A3 | 4A4 |
| R | 4B6 | 4B5 | GND | GND | 4A5 | 4A6 |
| T | 4B7 | 4B8 | NC | 4 $\overline{\mathrm{O}}$ | 4A8 | 4A7 |

NC - No internal connection
logic diagram (positive logic)

simplified schematic, each FET switch (SW)

$\dagger$ EN is the internal enable signal applied to the switch.

## SN74CB3Q32245

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\mathrm{CC}} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 4.6 \mathrm{~V} \\
& \text { Control input voltage range, } \mathrm{V}_{\mathrm{IN}} \text { (see Notes } 1 \text { and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Switch I/O voltage range, } \mathrm{V}_{\mathrm{I} / \mathrm{O}} \text { (see Notes 1, 2, and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Control input clamp current, } \mathrm{I}_{\mathrm{IK}}\left(\mathrm{~V}_{\mathrm{IN}}<0\right) \ldots . . . \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-50 \mathrm{~mA} \\
& \text { I/O port clamp current, } \mathrm{I}_{\mathrm{I} / \mathrm{OK}}\left(\mathrm{~V}_{\mathrm{I} / \mathrm{O}}<0\right) \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-50 \mathrm{~mA} \\
& \text { ON-state switch current, } I_{\text {I/O }} \text { (see Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 64 \mathrm{~mA} \\
& \text { Continuous current through } \mathrm{V}_{\mathrm{CC}} \text { or GND terminals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 100 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{\text {JA }} \text { (see Note 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 } \mathrm{C} / \mathrm{W} \\
& \text { Storage temperature range, } T_{\text {stg }} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
& \dagger \text { Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and } \\
& \text { functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not } \\
& \text { implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. } \\
& \text { NOTES: 1. All voltages are with respect to ground, unless otherwise specified. } \\
& \text { 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. } \\
& \text { 3. } \mathrm{V}_{\mathrm{I}} \text { and } \mathrm{V}_{\mathrm{O}} \text { are used to denote specific conditions for } \mathrm{V}_{\mathrm{I} / \mathrm{O}} \text {. } \\
& \text { 4. } I_{I} \text { and } I_{\mathrm{O}} \text { are used to denote specific conditions for } \mathrm{I}_{/ / \mathrm{O}} \text {. } \\
& \text { 5. The package thermal impedance is calculated in accordance with JESD 51-7. }
\end{aligned}
$$

recommended operating conditions (see Note 6)

|  |  |  |  | MIN |
| :--- | :--- | :--- | ---: | :---: |

NOTE 6: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {d }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.8 | V |
| IIN | Control inputs | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{IN}}=0$ to 5.5 V |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| loz ${ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=0, \end{aligned}$ | Switch OFF, <br> $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $l_{\text {off }}$ |  | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V , | $\mathrm{V}_{\mathrm{I}}=0$ |  |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $I_{I / O}=0,$ <br> Switch ON or OFF, | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 2 | 4 | mA |
| $\Delta_{\text {ICC }}{ }^{\text {® }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | One input at 3 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 30 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CCD }}$ | Per control input | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~A}$ and B ports open, Control input switching at $50 \%$ duty cycle |  |  |  | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {in }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, 3.3 \mathrm{~V}$, or 0 |  |  | 3.5 | 5 | pF |
| $\mathrm{C}_{\mathrm{io}}$ (OFF) |  | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}$, | Switch OFF, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND},$ | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=5.5 \mathrm{~V}, 3.3 \mathrm{~V}$, or 0 |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{io}}(\mathrm{ON})$ |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, | Switch ON, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND},$ | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=5.5 \mathrm{~V}, 3.3 \mathrm{~V}$, or 0 |  | 10 | 13 | pF |
| ron\# |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \\ & \text { TYP at } \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=0$, | $\mathrm{I}=30 \mathrm{~mA}$ |  | 6 | 8 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$, | $\mathrm{I}=-15 \mathrm{~mA}$ |  | 5 | 10 |  |
|  |  | $V_{C C}=3 \mathrm{~V}$ | $\mathrm{V}_{1}=0$, | $\mathrm{I}=30 \mathrm{~mA}$ |  | 6 | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I}=-15 \mathrm{~mA}$ |  | 5 | 9 |  |

$\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{IN}}$ refer to control inputs. $\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}}, \mathrm{I}_{\mathrm{I}}$, and $\mathrm{I}_{\mathrm{O}}$ refer to data pins.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter loz includes the input leakage current.
§This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.
IT This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).
\# Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| f(EE ${ }^{\\|}$ | $\overline{\mathrm{OE}}$ | A or B |  | 10 |  | 20 | MHz |
| $\mathrm{tpd}^{\text {㐫 }}$ | A or B | B or A |  | 0.18 |  | 0.3 | ns |
| ten | $\overline{\mathrm{OE}}$ | A or B | 1.5 | 8 | 1.5 | 7 | ns |
| ${ }_{\text {d }}$ dis | $\overline{\mathrm{OE}}$ | A or B | 1 | 8 | 1 | 7 | ns |

[^0]

Figure 1. Typical $r_{\text {on }}$ vs $V_{\mathbf{I}}$


Figure 2. Typical ICC vs $\overline{\mathrm{OE}}$ Switching Frequency

## PARAMETER MEASUREMENT INFORMATION



| TEST | $\mathrm{V}_{\text {CC }}$ | S1 | $\mathrm{R}_{\mathrm{L}}$ | $V_{1}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd(s) | $\begin{aligned} & 2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} \\ & 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \end{aligned}$ | Open Open | $\begin{aligned} & 500 \Omega \\ & 500 \Omega \end{aligned}$ | $V_{C C}$ or GND <br> $V_{C C}$ or GND | $\begin{aligned} & 30 \mathrm{pF} \\ & 50 \mathrm{pF} \end{aligned}$ |  |
| tPLZ/tPZL | $\begin{aligned} & 2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} \\ & 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2 \times V_{C C} \\ & 2 \times V_{C C} \end{aligned}$ | $\begin{aligned} & 500 \Omega \\ & 500 \Omega \end{aligned}$ | $\begin{aligned} & \text { GND } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 30 \mathrm{pF} \\ & 50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 0.15 \mathrm{~V} \\ 0.3 \mathrm{~V} \end{gathered}$ |
| tPHZ/tPZH | $\begin{aligned} & 2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} \\ & 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \end{aligned}$ | GND <br> GND | $\begin{aligned} & 500 \Omega \\ & 500 \Omega \end{aligned}$ | $\mathrm{v}_{\mathrm{Cc}}$ $\mathrm{v}_{\mathrm{CC}}$ | $\begin{aligned} & 30 \mathrm{pF} \\ & 50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 0.15 \mathrm{~V} \\ 0.3 \mathrm{~V} \end{gathered}$ |

Output


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. ${ }^{t} P L H$ and $t_{P H L}$ are the same as $t_{p d}(s)$. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms

GKE (R-PBGA-N96)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-205 variation CC.
D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.

ZKE (R-PBGA-N96)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-205 variation CC.
D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead ( SnPb ).

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated


[^0]:    1 Maximum switching frequency for control input ( $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=0$ )
    *The propagation delay is the calculated $R C$ time constant of the typical $O N$-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

