## - Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC ${ }^{\text {TM }}$ (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{IOL}_{\mathrm{OL}}$ of $\pm 24 \mathrm{~mA}$ at $2.5-\mathrm{V}_{\mathrm{CC}}$
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages


## description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical $\mathrm{V}_{\mathrm{OL}}$ vs $\mathrm{l}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ vs $\mathrm{I}_{\mathrm{OH}}$ curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC ${ }^{\text {™ }}$ ) Circuitry Technology and Applications, literature number SCEA009.


Figure 1. Output Voltage vs Output Current
This 12-bit to 24 -bit registered bus exchanger is operational at $1.2-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$, but is designed specifically for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The SN74AVC16269 is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

## description (continued)

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{\text { CLKENA }}$ ) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24 -bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select ( $\overline{\mathrm{SEL}}$ ) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus.

The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB1}}, \overline{\mathrm{OEB}}$ ).
To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to $\overline{O E}$ being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.
This device is fully specified for partial-power-down applications using $\mathrm{I}_{\text {off }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The SN74AVC16269 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## terminal assignments



NC - No internal connection

Function Tables
output enable

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| CLK | $\overline{\text { OEA }}$ | $\overline{\text { OEB }}$ | A | 1B, 2B |
| $\uparrow$ | H | H | Z | Z |
| $\uparrow$ | H | L | Z | Active |
| $\uparrow$ | L | H | Active | Z |
| $\uparrow$ | L | L | Active | Active |


| A-TO-B STORAGE $(\overline{\text { OEB }}=\mathrm{L})$ |
| :--- |
| INPUTS     OUTPUTS <br> CLKENA1 $\overline{\text { CLKENA2 }}$ CLK A 1B 2 BB <br> H H X X $1 \mathrm{~B}_{0}{ }^{\dagger}$ $2 \mathrm{~B}^{\dagger}$ <br> L X $\uparrow$ L L X <br> L X $\uparrow$ H H X <br> X L $\uparrow$ L X L <br> X L $\uparrow$ H X H |

B-TO-A STORAGE ( $\overline{O E A}=\mathrm{L}$ )

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C L K}$ | $\overline{\text { SEL }}$ | 1B | 2B | A |
| X | H | X | X | $\mathrm{A}_{0}{ }^{\dagger}$ |
| X | L | X | X | $\mathrm{A}_{0} \dagger$ |
| $\uparrow$ | H | L | X | L |
| $\uparrow$ | H | H | X | H |
| $\uparrow$ | L | X | L | L |
| $\uparrow$ | L | X | H | H |

$\dagger$ Output level before the indicated steady-state input conditions were established
logic diagram (positive logic)


# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
3. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.4 | 3.6 | V |
|  |  | Data retention only | 1.2 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ |  | GND | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 3.6 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | Active state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | 3-state | 0 | 3.6 |  |
| IOHS | Static high-level output current $\dagger$ | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V |  | -2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | -4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | -12 |  |
| IoLs | Static low-level output current ${ }^{\dagger}$ | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | 4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 3.6 V |  | 5 | ns/V |
| TA | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ Dynamic drive capability is equivalent to standard outputs with $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}$ of $\pm 24 \mathrm{~mA}$ at $2.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$. See Figure 1 for $\mathrm{V}_{\mathrm{OL}}$ vs $\mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}} \mathrm{vs} \mathrm{IOH}_{\mathrm{OH}}$ characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC ${ }^{\text {TM }}$ ) Circuitry Technology and Applications, literature number SCEAOO9.
NOTE 4: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\frac{\mathrm{V}_{\mathrm{CC}}}{1.4 \mathrm{~V} \text { to } 3.6 \mathrm{~V}}$ | $\begin{aligned} & \hline \text { MIN TYP } \dagger \\ & \hline \mathrm{V}_{\mathrm{CC}}-0.2 \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | ${ }^{\text {I OHS }}=-100 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  |  | IOHS $=-2 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=0.91 \mathrm{~V}$ | 1.4 V | 1.05 |  |  |  |
|  |  | $\mathrm{I} \mathrm{OHS}=-4 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.07 \mathrm{~V}$ | 1.65 V | 1.2 |  |  |  |
|  |  | $\mathrm{I} \mathrm{OHS}=-8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.75 |  |  |  |
|  |  | $\mathrm{l} \mathrm{OHS}=-12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.3 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | IOLS $=100 \mu \mathrm{~A}$ |  | 1.4 V to 3.6 V |  |  | 0.2 | V |
|  |  | IOLS $=2 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.49 \mathrm{~V}$ | 1.4 V |  |  | 0.4 |  |
|  |  | IOLS $=4 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.57 \mathrm{~V}$ | 1.65 V |  |  | 0.45 |  |
|  |  | IOLS $=8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  |  | 0.55 |  |
|  |  | loLs = 12 mA , | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V |  |  | 0.7 |  |
| 1 | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V |  |  | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=3.6 \mathrm{~V}$ |  | 0 |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| loz ${ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V |  |  | $\pm 12.5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND, | $\mathrm{I}=0$ | 3.6 V |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.5 V |  | 3.5 |  | pF |
|  |  |  |  | 3.3 V |  | 3.5 |  |  |
| $\mathrm{C}_{\text {io }}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.5 V |  | 8.5 |  | pF |
|  |  |  |  | 3.3 V |  | 8.5 |  |  |

$\dagger$ Typical values are measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter loz includes the input leakage current.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  |  |  |  | 75 |  | 125 |  | 175 |  | MHz |
| ${ }^{\text {tpd }}$ | CLK | B | 13.5 | 3 | 9.5 | 2.5 | 6.7 | 1.6 | 4 | 1.1 | 3 | ns |
|  |  | A | 11.6 | 2.6 | 7.4 | 2.2 | 5.8 | 1.5 | 3.5 | 1 | 2.7 |  |
| ten | CLK | B | 16 | 3.5 | 12 | 2.4 | 8.5 | 2.1 | 4.8 | 1.5 | 3.8 | ns |
|  |  | A | 14.2 | 3.2 | 9.3 | 2 | 6.7 | 2 | 4.4 | 1.4 | 3.4 |  |
| ${ }^{\text {dis }}$ | CLK | B | 16 | 4.9 | 12.3 | 3.3 | 8.5 | 1.9 | 4.8 | 1.3 | 3.7 | ns |
|  |  | A | 11.9 | 3 | 8.7 | 2.1 | 6.7 | 1.8 | 3.6 | 1.7 | 3.4 |  |

switching characteristics, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \dagger$

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | CLK | B | 1.4 | 2.4 | ns |
|  |  | A | 1.2 | 2.1 |  |

$\dagger$ Texas Instruments SPICE simulation data
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\mathrm{V}_{\text {CC }}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  |  | $C_{L}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ | 133 | 145 | 168 | pF |
|  |  | Outputs disabled | 102 | 109 |  |  | 124 |  |  |

# PARAMETER MEASUREMENT INFORMATION 

$$
\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V} \text { AND } 1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{tPLZ}^{\mathbf{t}} \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{tPZH}^{2}$ | GND |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tpLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$$
V_{C C}=1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{tPLZ}^{\prime} / \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{tPLZ}^{\mathbf{t}} \mathrm{tPZL}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


> VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. $\quad \mathrm{P} P \mathrm{LH}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 4. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | GND |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


> VOLTAGE WAVEFORMS
> ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\mathrm{tPLH}^{2}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 5. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

